Sun, 22 Dec 2024 11:09:10 UTC | login

Information for RPM vhd2vl-2.5-7.fc30.src.rpm

ID317469
Namevhd2vl
Version2.5
Release7.fc30
Epoch
Archsrc
SummaryVHDL to Verilog translator
Descriptionvhd2vl is a VHDL to Verilog translation program. It targets the translation of synthetisable RTL. While far from complete it supports a useful subset of VHDL, sufficient for complex designs.
Build Time2018-12-10 00:51:30 GMT
Size53.98 KB
b969d6fd3a4fb2362e8a3db7dacd8f57
LicenseGPLv2+
Buildrootf30-build-41425-23217
Provides No Provides
Obsoletes No Obsoletes
Conflicts No Conflicts
Requires
bison
flex
flex-devel
gcc
rpmlib(CompressedFileNames) <= 3.0.4-1
rpmlib(FileDigests) <= 4.6.0-1
Recommends No Recommends
Suggests No Suggests
Supplements No Supplements
Enhances No Enhances
Files
1 through 2 of 2
Name ascending sort Size
vhd2vl-2.5.tar.gz45.16 KB
vhd2vl.spec4.78 KB
Component of No Buildroots