Information for RPM yosyshq-abc-0.35-2.20231108git896e5e7.fc40.riscv64.rpm
| ID | 1256810 | ||||||||||||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| Name | yosyshq-abc | ||||||||||||||||||||
| Version | 0.35 | ||||||||||||||||||||
| Release | 2.20231108git896e5e7.fc40 | ||||||||||||||||||||
| Epoch | |||||||||||||||||||||
| Arch | riscv64 | ||||||||||||||||||||
| Summary | Sequential logic synthesis and formal verification | ||||||||||||||||||||
| Description | ABC is a growing software system for synthesis and verification of binary sequential logic circuits appearing in synchronous hardware designs. ABC combines scalable logic optimization based on And-Inverter Graphs (AIGs), optimal-delay DAG-based technology mapping for look-up tables and standard cells, and innovative algorithms for sequential synthesis and verification. ABC provides an experimental implementation of these algorithms and a programming environment for building similar applications. Future development will focus on improving the algorithms and making most of the packages stand-alone. This will allow the user to customize ABC for their needs as if it were a toolbox rather than a complete tool. | ||||||||||||||||||||
| Build Time | 2024-03-21 12:51:35 GMT | ||||||||||||||||||||
| Size | 18.45 KB | ||||||||||||||||||||
| 42ff046ae2131bfd769554d55b75bb16 | |||||||||||||||||||||
| License | MIT-Modern-Variant AND MIT AND BSD-2-Clause AND BSD-3-Clause | ||||||||||||||||||||
| Buildroot | f40-build-794447-139514 | ||||||||||||||||||||
| Provides |
|
||||||||||||||||||||
| Obsoletes |
|
||||||||||||||||||||
| Conflicts | No Conflicts | ||||||||||||||||||||
| Requires |
|
||||||||||||||||||||
| Recommends | No Recommends | ||||||||||||||||||||
| Suggests | No Suggests | ||||||||||||||||||||
| Supplements | No Supplements | ||||||||||||||||||||
| Enhances | No Enhances | ||||||||||||||||||||
| Files |
|
||||||||||||||||||||
| Component of | No Buildroots | ||||||||||||||||||||
