36 lines
2.0 KiB
Diff
36 lines
2.0 KiB
Diff
From 105edd7a5c55db2f9abd927634aabeb90bc120f3 Mon Sep 17 00:00:00 2001
|
|
From: Stephen Warren <swarren@nvidia.com>
|
|
Date: Fri, 22 Aug 2014 15:04:08 -0600
|
|
Subject: [PATCH] ARM: tegra: add PCIe-related pins to the Jetson TK1 pinmux tables
|
|
|
|
This pinmux tables currently omit any configuration for PCIe clk_req,
|
|
wake, and rst pins, which in turn causes intermittent failures in
|
|
U-Boot's PCIe support. Import an updated version of the pinmux tables
|
|
which rectifies this.
|
|
|
|
Signed-off-by: Stephen Warren <swarren@nvidia.com>
|
|
Signed-off-by: Tom Warren <twarren@nvidia.com>
|
|
---
|
|
board/nvidia/jetson-tk1/pinmux-config-jetson-tk1.h | 5 +++++
|
|
1 files changed, 5 insertions(+), 0 deletions(-)
|
|
|
|
diff --git a/board/nvidia/jetson-tk1/pinmux-config-jetson-tk1.h b/board/nvidia/jetson-tk1/pinmux-config-jetson-tk1.h
|
|
index d338818..de4eb35 100644
|
|
--- a/board/nvidia/jetson-tk1/pinmux-config-jetson-tk1.h
|
|
+++ b/board/nvidia/jetson-tk1/pinmux-config-jetson-tk1.h
|
|
@@ -283,6 +283,11 @@ static const struct pmux_pingrp_config jetson_tk1_pingrps[] = {
|
|
PINCFG(PCC2, DEFAULT, DOWN, NORMAL, INPUT, DEFAULT, DEFAULT),
|
|
PINCFG(SDMMC4_CLK_PCC4, SDMMC4, NORMAL, NORMAL, INPUT, DEFAULT, DEFAULT),
|
|
PINCFG(CLK2_REQ_PCC5, DEFAULT, NORMAL, NORMAL, OUTPUT, DEFAULT, DEFAULT),
|
|
+ PINCFG(PEX_L0_RST_N_PDD1, PE0, NORMAL, NORMAL, OUTPUT, DEFAULT, DEFAULT),
|
|
+ PINCFG(PEX_L0_CLKREQ_N_PDD2, PE0, UP, NORMAL, INPUT, DEFAULT, DEFAULT),
|
|
+ PINCFG(PEX_WAKE_N_PDD3, PE, UP, NORMAL, INPUT, DEFAULT, DEFAULT),
|
|
+ PINCFG(PEX_L1_RST_N_PDD5, PE1, NORMAL, NORMAL, OUTPUT, DEFAULT, DEFAULT),
|
|
+ PINCFG(PEX_L1_CLKREQ_N_PDD6, PE1, UP, NORMAL, INPUT, DEFAULT, DEFAULT),
|
|
PINCFG(CLK3_OUT_PEE0, EXTPERIPH3, NORMAL, NORMAL, OUTPUT, DEFAULT, DEFAULT),
|
|
PINCFG(CLK3_REQ_PEE1, DEFAULT, NORMAL, NORMAL, OUTPUT, DEFAULT, DEFAULT),
|
|
PINCFG(DAP_MCLK1_REQ_PEE2, SATA, NORMAL, NORMAL, OUTPUT, DEFAULT, DEFAULT),
|
|
--
|
|
1.7.2.5
|
|
|