47 lines
1.6 KiB
Diff
47 lines
1.6 KiB
Diff
From 7774fbbda1c886633eaf0015d6211fc0ad703bc7 Mon Sep 17 00:00:00 2001
|
|
From: =?UTF-8?q?Daniel=20P=2E=20Berrang=C3=A9?= <berrange@redhat.com>
|
|
Date: Mon, 21 May 2018 23:05:08 +0100
|
|
Subject: [PATCH 19/19] cpu: define the 'virt-ssbd' CPUID feature bit
|
|
(CVE-2018-3639)
|
|
MIME-Version: 1.0
|
|
Content-Type: text/plain; charset=UTF-8
|
|
Content-Transfer-Encoding: 8bit
|
|
|
|
Some AMD processors only support a non-architectural means of
|
|
enabling Speculative Store Bypass Disable. To allow simplified
|
|
handling in virtual environments, hypervisors will expose an
|
|
architectural definition through CPUID bit 0x80000008_EBX[25].
|
|
This needs to be exposed to guest OS running on AMD x86 hosts to
|
|
allow them to protect against CVE-2018-3639.
|
|
|
|
Note that since this CPUID bit won't be present in the host CPUID
|
|
results on physical hosts, it will not be enabled automatically
|
|
in guests configured with "host-model" CPU unless using QEMU
|
|
version >= 2.9.0. Thus for older versions of QEMU, this feature
|
|
must be manually enabled using policy=force. Guests using the
|
|
"host-passthrough" CPU mode do not need special handling.
|
|
|
|
Signed-off-by: Daniel P. Berrangé <berrange@redhat.com>
|
|
Reviewed-by: Jiri Denemark <jdenemar@redhat.com>
|
|
---
|
|
src/cpu/cpu_map.xml | 3 +++
|
|
1 file changed, 3 insertions(+)
|
|
|
|
diff --git a/src/cpu/cpu_map.xml b/src/cpu/cpu_map.xml
|
|
index 87301dc0ef..e31c9ae86c 100644
|
|
--- a/src/cpu/cpu_map.xml
|
|
+++ b/src/cpu/cpu_map.xml
|
|
@@ -421,6 +421,9 @@
|
|
<feature name='ibpb'>
|
|
<cpuid eax_in='0x80000008' ebx='0x00001000'/>
|
|
</feature>
|
|
+ <feature name='virt-ssbd'>
|
|
+ <cpuid eax_in='0x80000008' ebx='0x02000000'/>
|
|
+ </feature>
|
|
|
|
<!-- models -->
|
|
<model name='486'>
|
|
--
|
|
2.17.0
|
|
|