47 lines
2.0 KiB
Diff
47 lines
2.0 KiB
Diff
From 29a2d0174b9b04ac8f9c6847fe658f3c902cba08 Mon Sep 17 00:00:00 2001
|
|
From: Han Gao <gaohan@iscas.ac.cn>
|
|
Date: Tue, 3 Dec 2024 19:35:48 +0800
|
|
Subject: [PATCH 300/413] dts: sync eic7x device tree
|
|
|
|
Signed-off-by: Han Gao <gaohan@iscas.ac.cn>
|
|
---
|
|
arch/riscv/boot/dts/eswin/eswin-win2030-die0-soc.dtsi | 8 ++++----
|
|
arch/riscv/boot/dts/eswin/eswin-win2030-die1-soc.dtsi | 2 +-
|
|
2 files changed, 5 insertions(+), 5 deletions(-)
|
|
|
|
diff --git a/arch/riscv/boot/dts/eswin/eswin-win2030-die0-soc.dtsi b/arch/riscv/boot/dts/eswin/eswin-win2030-die0-soc.dtsi
|
|
index baf952a80c8d..7df6029a9451 100644
|
|
--- a/arch/riscv/boot/dts/eswin/eswin-win2030-die0-soc.dtsi
|
|
+++ b/arch/riscv/boot/dts/eswin/eswin-win2030-die0-soc.dtsi
|
|
@@ -133,10 +133,10 @@ map0 {
|
|
trip = <&target>;
|
|
contribution = <1024>;
|
|
cooling-device =
|
|
- <&L17 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
|
|
- <&L22 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
|
|
- <&L27 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
|
|
- <&L32 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
|
|
+ <&cpu_0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
|
|
+ <&cpu_1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
|
|
+ <&cpu_2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
|
|
+ <&cpu_3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
|
|
};
|
|
map1 {
|
|
trip = <&target>;
|
|
diff --git a/arch/riscv/boot/dts/eswin/eswin-win2030-die1-soc.dtsi b/arch/riscv/boot/dts/eswin/eswin-win2030-die1-soc.dtsi
|
|
index f0f24cad97a4..e0eb8522a10b 100644
|
|
--- a/arch/riscv/boot/dts/eswin/eswin-win2030-die1-soc.dtsi
|
|
+++ b/arch/riscv/boot/dts/eswin/eswin-win2030-die1-soc.dtsi
|
|
@@ -1340,7 +1340,7 @@ d1_dsp_subsys:dsp_subsys@72280400 {
|
|
dma-ranges = <0x0 0x30000000 0x0 0xc0000000 0x0 0xce000000>;
|
|
compatible = "es-dsp-subsys", "simple-bus";
|
|
clocks = <&d1_clock WIN2030_CLK_DSPT_CFG_CLK>, <&d1_clock WIN2030_CLK_DSPT_ACLK>;
|
|
- clock-names = "cfg_clk", aclk;
|
|
+ clock-names = "cfg_clk", "aclk";
|
|
resets = <&d1_reset DSP_RST_CTRL SW_DSP_AXI_RSTN>,
|
|
<&d1_reset DSP_RST_CTRL SW_DSP_CFG_RSTN>,
|
|
<&d1_reset DSP_RST_CTRL SW_DSP_DIV4_RSTN>,
|
|
--
|
|
2.47.0
|
|
|