Update riscv64 configs
Signed-off-by: David Abdurachmanov <davidlt@rivosinc.com>
This commit is contained in:
parent
09bc56b238
commit
ffdcecb70f
@ -2861,6 +2861,7 @@ CONFIG_KUNIT_EXAMPLE_TEST=m
|
||||
CONFIG_KUNIT=m
|
||||
CONFIG_KUNIT_TEST=m
|
||||
CONFIG_KVM_XEN=y
|
||||
CONFIG_KVM=y
|
||||
CONFIG_KXCJK1013=m
|
||||
# CONFIG_KXSD9 is not set
|
||||
CONFIG_L2TP_DEBUGFS=m
|
||||
@ -4820,9 +4821,13 @@ CONFIG_RIONET=m
|
||||
CONFIG_RIONET_RX_SIZE=128
|
||||
CONFIG_RIONET_TX_SIZE=128
|
||||
CONFIG_RISCV_BASE_PMU=y
|
||||
# CONFIG_RISCV_BOOT_SPINWAIT is not set
|
||||
CONFIG_RISCV_ERRATA_ALTERNATIVE=y
|
||||
CONFIG_RISCV_ISA_C=y
|
||||
CONFIG_RISCV_PLIC=y
|
||||
CONFIG_RISCV_PMU_LEGACY=y
|
||||
CONFIG_RISCV_PMU_SBI=y
|
||||
CONFIG_RISCV_PMU=y
|
||||
# CONFIG_RISCV_SBI_V01 is not set
|
||||
CONFIG_RMI4_CORE=m
|
||||
CONFIG_RMI4_F03=y
|
||||
@ -6130,6 +6135,7 @@ CONFIG_SND_VX222=m
|
||||
CONFIG_SND_YMFPCI=m
|
||||
CONFIG_SOC_MICROCHIP_POLARFIRE=y
|
||||
CONFIG_SOC_SIFIVE=y
|
||||
# CONFIG_SOC_STARFIVE is not set
|
||||
# CONFIG_SOC_TI is not set
|
||||
CONFIG_SOC_VIRT=y
|
||||
CONFIG_SOFTLOCKUP_DETECTOR=y
|
||||
@ -6250,7 +6256,7 @@ CONFIG_STMMAC_ETH=m
|
||||
# CONFIG_STMMAC_PCI is not set
|
||||
# CONFIG_STMMAC_PLATFORM is not set
|
||||
# CONFIG_STMMAC_SELFTESTS is not set
|
||||
# CONFIG_STRICT_DEVMEM is not set
|
||||
CONFIG_STRICT_DEVMEM=y
|
||||
CONFIG_STRICT_KERNEL_RWX=y
|
||||
CONFIG_STRICT_MODULE_RWX=y
|
||||
# CONFIG_STRING_SELFTEST is not set
|
||||
|
@ -2842,6 +2842,7 @@ CONFIG_KUNIT_EXAMPLE_TEST=m
|
||||
CONFIG_KUNIT=m
|
||||
CONFIG_KUNIT_TEST=m
|
||||
CONFIG_KVM_XEN=y
|
||||
CONFIG_KVM=y
|
||||
CONFIG_KXCJK1013=m
|
||||
# CONFIG_KXSD9 is not set
|
||||
CONFIG_L2TP_DEBUGFS=m
|
||||
@ -4799,9 +4800,13 @@ CONFIG_RIONET=m
|
||||
CONFIG_RIONET_RX_SIZE=128
|
||||
CONFIG_RIONET_TX_SIZE=128
|
||||
CONFIG_RISCV_BASE_PMU=y
|
||||
# CONFIG_RISCV_BOOT_SPINWAIT is not set
|
||||
CONFIG_RISCV_ERRATA_ALTERNATIVE=y
|
||||
CONFIG_RISCV_ISA_C=y
|
||||
CONFIG_RISCV_PLIC=y
|
||||
CONFIG_RISCV_PMU_LEGACY=y
|
||||
CONFIG_RISCV_PMU_SBI=y
|
||||
CONFIG_RISCV_PMU=y
|
||||
# CONFIG_RISCV_SBI_V01 is not set
|
||||
CONFIG_RMI4_CORE=m
|
||||
CONFIG_RMI4_F03=y
|
||||
@ -6107,6 +6112,7 @@ CONFIG_SND_VX222=m
|
||||
CONFIG_SND_YMFPCI=m
|
||||
CONFIG_SOC_MICROCHIP_POLARFIRE=y
|
||||
CONFIG_SOC_SIFIVE=y
|
||||
# CONFIG_SOC_STARFIVE is not set
|
||||
# CONFIG_SOC_TI is not set
|
||||
CONFIG_SOC_VIRT=y
|
||||
CONFIG_SOFTLOCKUP_DETECTOR=y
|
||||
@ -6227,7 +6233,7 @@ CONFIG_STMMAC_ETH=m
|
||||
# CONFIG_STMMAC_PCI is not set
|
||||
# CONFIG_STMMAC_PLATFORM is not set
|
||||
# CONFIG_STMMAC_SELFTESTS is not set
|
||||
# CONFIG_STRICT_DEVMEM is not set
|
||||
CONFIG_STRICT_DEVMEM=y
|
||||
CONFIG_STRICT_KERNEL_RWX=y
|
||||
CONFIG_STRICT_MODULE_RWX=y
|
||||
# CONFIG_STRING_SELFTEST is not set
|
||||
|
Loading…
Reference in New Issue
Block a user