Minor ARM config cleanups, new bcm283x mmc driver (enabling us to get wifi on RPi3)

This commit is contained in:
Peter Robinson 2017-03-13 10:31:46 +00:00
parent aca291d93b
commit d85c975120
26 changed files with 1910 additions and 17 deletions

View File

@ -1 +0,0 @@
# CONFIG_MVPP2 is not set

View File

@ -0,0 +1 @@
CONFIG_MMC_BCM2835=m

View File

@ -0,0 +1 @@
CONFIG_QCOM_QDF2400_ERRATUM_0065=y

1893
bcm283x-mmc-bcm2835.patch Normal file

File diff suppressed because it is too large Load Diff

View File

@ -3004,6 +3004,7 @@ CONFIG_MMA7660=m
# CONFIG_MMA9553 is not set # CONFIG_MMA9553 is not set
# CONFIG_MMC35240 is not set # CONFIG_MMC35240 is not set
CONFIG_MMC_ARMMMCI=m CONFIG_MMC_ARMMMCI=m
CONFIG_MMC_BCM2835=m
CONFIG_MMC_BLOCK_BOUNCE=y CONFIG_MMC_BLOCK_BOUNCE=y
CONFIG_MMC_BLOCK=m CONFIG_MMC_BLOCK=m
CONFIG_MMC_BLOCK_MINORS=8 CONFIG_MMC_BLOCK_MINORS=8
@ -3186,7 +3187,7 @@ CONFIG_MVEBU_MBUS=y
CONFIG_MVMDIO=m CONFIG_MVMDIO=m
CONFIG_MVNETA_BM_ENABLE=m CONFIG_MVNETA_BM_ENABLE=m
CONFIG_MVNETA=m CONFIG_MVNETA=m
# CONFIG_MVPP2 is not set CONFIG_MVPP2=m
# CONFIG_MV_XOR_V2 is not set # CONFIG_MV_XOR_V2 is not set
CONFIG_MV_XOR=y CONFIG_MV_XOR=y
CONFIG_MWAVE=m CONFIG_MWAVE=m
@ -4081,6 +4082,7 @@ CONFIG_QCOM_HIDMA_MGMT=m
CONFIG_QCOM_IRQ_COMBINER=y CONFIG_QCOM_IRQ_COMBINER=y
CONFIG_QCOM_L2_PMU=y CONFIG_QCOM_L2_PMU=y
# CONFIG_QCOM_Q6V5_PIL is not set # CONFIG_QCOM_Q6V5_PIL is not set
CONFIG_QCOM_QDF2400_ERRATUM_0065=y
CONFIG_QCOM_QFPROM=m CONFIG_QCOM_QFPROM=m
CONFIG_QCOM_SMD=m CONFIG_QCOM_SMD=m
CONFIG_QCOM_SMD_RPM=m CONFIG_QCOM_SMD_RPM=m

View File

@ -2984,6 +2984,7 @@ CONFIG_MMA7660=m
# CONFIG_MMA9553 is not set # CONFIG_MMA9553 is not set
# CONFIG_MMC35240 is not set # CONFIG_MMC35240 is not set
CONFIG_MMC_ARMMMCI=m CONFIG_MMC_ARMMMCI=m
CONFIG_MMC_BCM2835=m
CONFIG_MMC_BLOCK_BOUNCE=y CONFIG_MMC_BLOCK_BOUNCE=y
CONFIG_MMC_BLOCK=m CONFIG_MMC_BLOCK=m
CONFIG_MMC_BLOCK_MINORS=8 CONFIG_MMC_BLOCK_MINORS=8
@ -3165,7 +3166,7 @@ CONFIG_MVEBU_MBUS=y
CONFIG_MVMDIO=m CONFIG_MVMDIO=m
CONFIG_MVNETA_BM_ENABLE=m CONFIG_MVNETA_BM_ENABLE=m
CONFIG_MVNETA=m CONFIG_MVNETA=m
# CONFIG_MVPP2 is not set CONFIG_MVPP2=m
# CONFIG_MV_XOR_V2 is not set # CONFIG_MV_XOR_V2 is not set
CONFIG_MV_XOR=y CONFIG_MV_XOR=y
CONFIG_MWAVE=m CONFIG_MWAVE=m
@ -4059,6 +4060,7 @@ CONFIG_QCOM_HIDMA_MGMT=m
CONFIG_QCOM_IRQ_COMBINER=y CONFIG_QCOM_IRQ_COMBINER=y
CONFIG_QCOM_L2_PMU=y CONFIG_QCOM_L2_PMU=y
# CONFIG_QCOM_Q6V5_PIL is not set # CONFIG_QCOM_Q6V5_PIL is not set
CONFIG_QCOM_QDF2400_ERRATUM_0065=y
CONFIG_QCOM_QFPROM=m CONFIG_QCOM_QFPROM=m
CONFIG_QCOM_SMD=m CONFIG_QCOM_SMD=m
CONFIG_QCOM_SMD_RPM=m CONFIG_QCOM_SMD_RPM=m

View File

@ -3227,6 +3227,7 @@ CONFIG_MMA7660=m
# CONFIG_MMA9553 is not set # CONFIG_MMA9553 is not set
# CONFIG_MMC35240 is not set # CONFIG_MMC35240 is not set
CONFIG_MMC_ARMMMCI=m CONFIG_MMC_ARMMMCI=m
CONFIG_MMC_BCM2835=m
CONFIG_MMC_BLOCK_BOUNCE=y CONFIG_MMC_BLOCK_BOUNCE=y
CONFIG_MMC_BLOCK=m CONFIG_MMC_BLOCK=m
CONFIG_MMC_BLOCK_MINORS=8 CONFIG_MMC_BLOCK_MINORS=8

View File

@ -3092,6 +3092,7 @@ CONFIG_MMA7660=m
# CONFIG_MMA9553 is not set # CONFIG_MMA9553 is not set
# CONFIG_MMC35240 is not set # CONFIG_MMC35240 is not set
CONFIG_MMC_ARMMMCI=m CONFIG_MMC_ARMMMCI=m
CONFIG_MMC_BCM2835=m
CONFIG_MMC_BLOCK_BOUNCE=y CONFIG_MMC_BLOCK_BOUNCE=y
CONFIG_MMC_BLOCK=m CONFIG_MMC_BLOCK=m
CONFIG_MMC_BLOCK_MINORS=8 CONFIG_MMC_BLOCK_MINORS=8

View File

@ -3072,6 +3072,7 @@ CONFIG_MMA7660=m
# CONFIG_MMA9553 is not set # CONFIG_MMA9553 is not set
# CONFIG_MMC35240 is not set # CONFIG_MMC35240 is not set
CONFIG_MMC_ARMMMCI=m CONFIG_MMC_ARMMMCI=m
CONFIG_MMC_BCM2835=m
CONFIG_MMC_BLOCK_BOUNCE=y CONFIG_MMC_BLOCK_BOUNCE=y
CONFIG_MMC_BLOCK=m CONFIG_MMC_BLOCK=m
CONFIG_MMC_BLOCK_MINORS=8 CONFIG_MMC_BLOCK_MINORS=8

View File

@ -3207,6 +3207,7 @@ CONFIG_MMA7660=m
# CONFIG_MMA9553 is not set # CONFIG_MMA9553 is not set
# CONFIG_MMC35240 is not set # CONFIG_MMC35240 is not set
CONFIG_MMC_ARMMMCI=m CONFIG_MMC_ARMMMCI=m
CONFIG_MMC_BCM2835=m
CONFIG_MMC_BLOCK_BOUNCE=y CONFIG_MMC_BLOCK_BOUNCE=y
CONFIG_MMC_BLOCK=m CONFIG_MMC_BLOCK=m
CONFIG_MMC_BLOCK_MINORS=8 CONFIG_MMC_BLOCK_MINORS=8

View File

@ -3077,7 +3077,6 @@ CONFIG_MTRR_SANITIZER=y
CONFIG_MTRR=y CONFIG_MTRR=y
# CONFIG_MVIAC3_2 is not set # CONFIG_MVIAC3_2 is not set
CONFIG_MVMDIO=m CONFIG_MVMDIO=m
# CONFIG_MVPP2 is not set
CONFIG_MWAVE=m CONFIG_MWAVE=m
CONFIG_MWIFIEX=m CONFIG_MWIFIEX=m
CONFIG_MWIFIEX_PCIE=m CONFIG_MWIFIEX_PCIE=m

View File

@ -3097,7 +3097,6 @@ CONFIG_MTRR_SANITIZER=y
CONFIG_MTRR=y CONFIG_MTRR=y
# CONFIG_MVIAC3_2 is not set # CONFIG_MVIAC3_2 is not set
CONFIG_MVMDIO=m CONFIG_MVMDIO=m
# CONFIG_MVPP2 is not set
CONFIG_MWAVE=m CONFIG_MWAVE=m
CONFIG_MWIFIEX=m CONFIG_MWIFIEX=m
CONFIG_MWIFIEX_PCIE=m CONFIG_MWIFIEX_PCIE=m

View File

@ -3097,7 +3097,6 @@ CONFIG_MTRR_SANITIZER=y
CONFIG_MTRR=y CONFIG_MTRR=y
# CONFIG_MVIAC3_2 is not set # CONFIG_MVIAC3_2 is not set
CONFIG_MVMDIO=m CONFIG_MVMDIO=m
# CONFIG_MVPP2 is not set
CONFIG_MWAVE=m CONFIG_MWAVE=m
CONFIG_MWIFIEX=m CONFIG_MWIFIEX=m
CONFIG_MWIFIEX_PCIE=m CONFIG_MWIFIEX_PCIE=m

View File

@ -3077,7 +3077,6 @@ CONFIG_MTRR_SANITIZER=y
CONFIG_MTRR=y CONFIG_MTRR=y
# CONFIG_MVIAC3_2 is not set # CONFIG_MVIAC3_2 is not set
CONFIG_MVMDIO=m CONFIG_MVMDIO=m
# CONFIG_MVPP2 is not set
CONFIG_MWAVE=m CONFIG_MWAVE=m
CONFIG_MWIFIEX=m CONFIG_MWIFIEX=m
CONFIG_MWIFIEX_PCIE=m CONFIG_MWIFIEX_PCIE=m

View File

@ -2951,7 +2951,6 @@ CONFIG_MTD_UBI_BEB_LIMIT=20
CONFIG_MTD_UBI=m CONFIG_MTD_UBI=m
CONFIG_MTD_UBI_WL_THRESHOLD=4096 CONFIG_MTD_UBI_WL_THRESHOLD=4096
CONFIG_MVMDIO=m CONFIG_MVMDIO=m
# CONFIG_MVPP2 is not set
CONFIG_MWAVE=m CONFIG_MWAVE=m
CONFIG_MWIFIEX=m CONFIG_MWIFIEX=m
CONFIG_MWIFIEX_PCIE=m CONFIG_MWIFIEX_PCIE=m

View File

@ -2929,7 +2929,6 @@ CONFIG_MTD_UBI_BEB_LIMIT=20
CONFIG_MTD_UBI=m CONFIG_MTD_UBI=m
CONFIG_MTD_UBI_WL_THRESHOLD=4096 CONFIG_MTD_UBI_WL_THRESHOLD=4096
CONFIG_MVMDIO=m CONFIG_MVMDIO=m
# CONFIG_MVPP2 is not set
CONFIG_MWAVE=m CONFIG_MWAVE=m
CONFIG_MWIFIEX=m CONFIG_MWIFIEX=m
CONFIG_MWIFIEX_PCIE=m CONFIG_MWIFIEX_PCIE=m

View File

@ -2896,7 +2896,6 @@ CONFIG_MTD_UBI_BEB_LIMIT=20
CONFIG_MTD_UBI=m CONFIG_MTD_UBI=m
CONFIG_MTD_UBI_WL_THRESHOLD=4096 CONFIG_MTD_UBI_WL_THRESHOLD=4096
CONFIG_MVMDIO=m CONFIG_MVMDIO=m
# CONFIG_MVPP2 is not set
CONFIG_MWAVE=m CONFIG_MWAVE=m
CONFIG_MWIFIEX=m CONFIG_MWIFIEX=m
CONFIG_MWIFIEX_PCIE=m CONFIG_MWIFIEX_PCIE=m

View File

@ -2874,7 +2874,6 @@ CONFIG_MTD_UBI_BEB_LIMIT=20
CONFIG_MTD_UBI=m CONFIG_MTD_UBI=m
CONFIG_MTD_UBI_WL_THRESHOLD=4096 CONFIG_MTD_UBI_WL_THRESHOLD=4096
CONFIG_MVMDIO=m CONFIG_MVMDIO=m
# CONFIG_MVPP2 is not set
CONFIG_MWAVE=m CONFIG_MWAVE=m
CONFIG_MWIFIEX=m CONFIG_MWIFIEX=m
CONFIG_MWIFIEX_PCIE=m CONFIG_MWIFIEX_PCIE=m

View File

@ -2895,7 +2895,6 @@ CONFIG_MTD_UBI_BEB_LIMIT=20
CONFIG_MTD_UBI=m CONFIG_MTD_UBI=m
CONFIG_MTD_UBI_WL_THRESHOLD=4096 CONFIG_MTD_UBI_WL_THRESHOLD=4096
CONFIG_MVMDIO=m CONFIG_MVMDIO=m
# CONFIG_MVPP2 is not set
CONFIG_MWAVE=m CONFIG_MWAVE=m
CONFIG_MWIFIEX=m CONFIG_MWIFIEX=m
CONFIG_MWIFIEX_PCIE=m CONFIG_MWIFIEX_PCIE=m

View File

@ -2873,7 +2873,6 @@ CONFIG_MTD_UBI_BEB_LIMIT=20
CONFIG_MTD_UBI=m CONFIG_MTD_UBI=m
CONFIG_MTD_UBI_WL_THRESHOLD=4096 CONFIG_MTD_UBI_WL_THRESHOLD=4096
CONFIG_MVMDIO=m CONFIG_MVMDIO=m
# CONFIG_MVPP2 is not set
CONFIG_MWAVE=m CONFIG_MWAVE=m
CONFIG_MWIFIEX=m CONFIG_MWIFIEX=m
CONFIG_MWIFIEX_PCIE=m CONFIG_MWIFIEX_PCIE=m

View File

@ -2828,7 +2828,6 @@ CONFIG_MTD_UBI_BEB_LIMIT=20
CONFIG_MTD_UBI=m CONFIG_MTD_UBI=m
CONFIG_MTD_UBI_WL_THRESHOLD=4096 CONFIG_MTD_UBI_WL_THRESHOLD=4096
CONFIG_MVMDIO=m CONFIG_MVMDIO=m
# CONFIG_MVPP2 is not set
CONFIG_MWAVE=m CONFIG_MWAVE=m
CONFIG_MWIFIEX=m CONFIG_MWIFIEX=m
CONFIG_MWIFIEX_PCIE=m CONFIG_MWIFIEX_PCIE=m

View File

@ -2806,7 +2806,6 @@ CONFIG_MTD_UBI_BEB_LIMIT=20
CONFIG_MTD_UBI=m CONFIG_MTD_UBI=m
CONFIG_MTD_UBI_WL_THRESHOLD=4096 CONFIG_MTD_UBI_WL_THRESHOLD=4096
CONFIG_MVMDIO=m CONFIG_MVMDIO=m
# CONFIG_MVPP2 is not set
CONFIG_MWAVE=m CONFIG_MWAVE=m
CONFIG_MWIFIEX=m CONFIG_MWIFIEX=m
CONFIG_MWIFIEX_PCIE=m CONFIG_MWIFIEX_PCIE=m

View File

@ -3121,7 +3121,6 @@ CONFIG_MTRR_SANITIZER_SPARE_REG_NR_DEFAULT=1
CONFIG_MTRR_SANITIZER=y CONFIG_MTRR_SANITIZER=y
CONFIG_MTRR=y CONFIG_MTRR=y
CONFIG_MVMDIO=m CONFIG_MVMDIO=m
# CONFIG_MVPP2 is not set
CONFIG_MWAVE=m CONFIG_MWAVE=m
CONFIG_MWIFIEX=m CONFIG_MWIFIEX=m
CONFIG_MWIFIEX_PCIE=m CONFIG_MWIFIEX_PCIE=m

View File

@ -3101,7 +3101,6 @@ CONFIG_MTRR_SANITIZER_SPARE_REG_NR_DEFAULT=1
CONFIG_MTRR_SANITIZER=y CONFIG_MTRR_SANITIZER=y
CONFIG_MTRR=y CONFIG_MTRR=y
CONFIG_MVMDIO=m CONFIG_MVMDIO=m
# CONFIG_MVPP2 is not set
CONFIG_MWAVE=m CONFIG_MWAVE=m
CONFIG_MWIFIEX=m CONFIG_MWIFIEX=m
CONFIG_MWIFIEX_PCIE=m CONFIG_MWIFIEX_PCIE=m

View File

@ -530,6 +530,9 @@ Patch430: bcm2837-initial-support.patch
# http://www.spinics.net/lists/dri-devel/msg132235.html # http://www.spinics.net/lists/dri-devel/msg132235.html
Patch433: drm-vc4-Fix-OOPSes-from-trying-to-cache-a-partially-constructed-BO..patch Patch433: drm-vc4-Fix-OOPSes-from-trying-to-cache-a-partially-constructed-BO..patch
# bcm283x mmc for wifi http://www.spinics.net/lists/arm-kernel/msg567077.html
Patch434: bcm283x-mmc-bcm2835.patch
# Upstream fixes for i2c/serial/ethernet MAC addresses # Upstream fixes for i2c/serial/ethernet MAC addresses
Patch435: bcm283x-fixes.patch Patch435: bcm283x-fixes.patch
@ -2166,6 +2169,8 @@ fi
* Sun Mar 12 2017 Peter Robinson <pbrobinson@fedoraproject.org> * Sun Mar 12 2017 Peter Robinson <pbrobinson@fedoraproject.org>
- Update kernel source location now ftp is retired - Update kernel source location now ftp is retired
- Enable STi h407 SoC - Enable STi h407 SoC
- Minor ARM config cleanups
- bcm283x mmc driver improvements
* Fri Mar 10 2017 Laura Abbott <labbott@fedoraproject.org> - 4.11.0-0.rc1.git3.1 * Fri Mar 10 2017 Laura Abbott <labbott@fedoraproject.org> - 4.11.0-0.rc1.git3.1
- Linux v4.11-rc1-136-gc1aa905 - Linux v4.11-rc1-136-gc1aa905