Linux v4.16.17
This commit is contained in:
parent
cf5d825859
commit
a98ecb2de3
1
baseconfig/CONFIG_INFINIBAND_ADDR_TRANS
Normal file
1
baseconfig/CONFIG_INFINIBAND_ADDR_TRANS
Normal file
@ -0,0 +1 @@
|
||||
CONFIG_INFINIBAND_ADDR_TRANS=y
|
1
baseconfig/CONFIG_SND_SST_ATOM_HIFI2_PLATFORM_ACPI
Normal file
1
baseconfig/CONFIG_SND_SST_ATOM_HIFI2_PLATFORM_ACPI
Normal file
@ -0,0 +1 @@
|
||||
# CONFIG_SND_SST_ATOM_HIFI2_PLATFORM_ACPI is not set
|
1
baseconfig/x86/CONFIG_SND_SST_ATOM_HIFI2_PLATFORM_ACPI
Normal file
1
baseconfig/x86/CONFIG_SND_SST_ATOM_HIFI2_PLATFORM_ACPI
Normal file
@ -0,0 +1 @@
|
||||
CONFIG_SND_SST_ATOM_HIFI2_PLATFORM_ACPI=m
|
@ -1,264 +1,3 @@
|
||||
From b23d39c166ca3ed30a2a0a4c8ba4cf29677eed83 Mon Sep 17 00:00:00 2001
|
||||
From: Raghuram Chary J <raghuramchary.jallipalli@microchip.com>
|
||||
Date: Wed, 11 Apr 2018 20:36:36 +0530
|
||||
Subject: [PATCH 1/9] lan78xx: PHY DSP registers initialization to address EEE
|
||||
link drop issues with long cables
|
||||
|
||||
The patch is to configure DSP registers of PHY device
|
||||
to handle Gbe-EEE failures with >40m cable length.
|
||||
|
||||
Fixes: 55d7de9de6c3 ("Microchip's LAN7800 family USB 2/3 to 10/100/1000 Ethernet device driver")
|
||||
Signed-off-by: Raghuram Chary J <raghuramchary.jallipalli@microchip.com>
|
||||
Signed-off-by: David S. Miller <davem@davemloft.net>
|
||||
---
|
||||
drivers/net/phy/microchip.c | 178 ++++++++++++++++++++++++++++++++++-
|
||||
include/linux/microchipphy.h | 8 ++
|
||||
2 files changed, 185 insertions(+), 1 deletion(-)
|
||||
|
||||
diff --git a/drivers/net/phy/microchip.c b/drivers/net/phy/microchip.c
|
||||
index 0f293ef28935..a97ac8c12c4c 100644
|
||||
--- a/drivers/net/phy/microchip.c
|
||||
+++ b/drivers/net/phy/microchip.c
|
||||
@@ -20,6 +20,7 @@
|
||||
#include <linux/ethtool.h>
|
||||
#include <linux/phy.h>
|
||||
#include <linux/microchipphy.h>
|
||||
+#include <linux/delay.h>
|
||||
|
||||
#define DRIVER_AUTHOR "WOOJUNG HUH <woojung.huh@microchip.com>"
|
||||
#define DRIVER_DESC "Microchip LAN88XX PHY driver"
|
||||
@@ -30,6 +31,16 @@ struct lan88xx_priv {
|
||||
__u32 wolopts;
|
||||
};
|
||||
|
||||
+static int lan88xx_read_page(struct phy_device *phydev)
|
||||
+{
|
||||
+ return __phy_read(phydev, LAN88XX_EXT_PAGE_ACCESS);
|
||||
+}
|
||||
+
|
||||
+static int lan88xx_write_page(struct phy_device *phydev, int page)
|
||||
+{
|
||||
+ return __phy_write(phydev, LAN88XX_EXT_PAGE_ACCESS, page);
|
||||
+}
|
||||
+
|
||||
static int lan88xx_phy_config_intr(struct phy_device *phydev)
|
||||
{
|
||||
int rc;
|
||||
@@ -66,6 +77,150 @@ static int lan88xx_suspend(struct phy_device *phydev)
|
||||
return 0;
|
||||
}
|
||||
|
||||
+static int lan88xx_TR_reg_set(struct phy_device *phydev, u16 regaddr,
|
||||
+ u32 data)
|
||||
+{
|
||||
+ int val, save_page, ret = 0;
|
||||
+ u16 buf;
|
||||
+
|
||||
+ /* Save current page */
|
||||
+ save_page = phy_save_page(phydev);
|
||||
+ if (save_page < 0) {
|
||||
+ pr_warn("Failed to get current page\n");
|
||||
+ goto err;
|
||||
+ }
|
||||
+
|
||||
+ /* Switch to TR page */
|
||||
+ lan88xx_write_page(phydev, LAN88XX_EXT_PAGE_ACCESS_TR);
|
||||
+
|
||||
+ ret = __phy_write(phydev, LAN88XX_EXT_PAGE_TR_LOW_DATA,
|
||||
+ (data & 0xFFFF));
|
||||
+ if (ret < 0) {
|
||||
+ pr_warn("Failed to write TR low data\n");
|
||||
+ goto err;
|
||||
+ }
|
||||
+
|
||||
+ ret = __phy_write(phydev, LAN88XX_EXT_PAGE_TR_HIGH_DATA,
|
||||
+ (data & 0x00FF0000) >> 16);
|
||||
+ if (ret < 0) {
|
||||
+ pr_warn("Failed to write TR high data\n");
|
||||
+ goto err;
|
||||
+ }
|
||||
+
|
||||
+ /* Config control bits [15:13] of register */
|
||||
+ buf = (regaddr & ~(0x3 << 13));/* Clr [14:13] to write data in reg */
|
||||
+ buf |= 0x8000; /* Set [15] to Packet transmit */
|
||||
+
|
||||
+ ret = __phy_write(phydev, LAN88XX_EXT_PAGE_TR_CR, buf);
|
||||
+ if (ret < 0) {
|
||||
+ pr_warn("Failed to write data in reg\n");
|
||||
+ goto err;
|
||||
+ }
|
||||
+
|
||||
+ usleep_range(1000, 2000);/* Wait for Data to be written */
|
||||
+ val = __phy_read(phydev, LAN88XX_EXT_PAGE_TR_CR);
|
||||
+ if (!(val & 0x8000))
|
||||
+ pr_warn("TR Register[0x%X] configuration failed\n", regaddr);
|
||||
+err:
|
||||
+ return phy_restore_page(phydev, save_page, ret);
|
||||
+}
|
||||
+
|
||||
+static void lan88xx_config_TR_regs(struct phy_device *phydev)
|
||||
+{
|
||||
+ int err;
|
||||
+
|
||||
+ /* Get access to Channel 0x1, Node 0xF , Register 0x01.
|
||||
+ * Write 24-bit value 0x12B00A to register. Setting MrvlTrFix1000Kf,
|
||||
+ * MrvlTrFix1000Kp, MasterEnableTR bits.
|
||||
+ */
|
||||
+ err = lan88xx_TR_reg_set(phydev, 0x0F82, 0x12B00A);
|
||||
+ if (err < 0)
|
||||
+ pr_warn("Failed to Set Register[0x0F82]\n");
|
||||
+
|
||||
+ /* Get access to Channel b'10, Node b'1101, Register 0x06.
|
||||
+ * Write 24-bit value 0xD2C46F to register. Setting SSTrKf1000Slv,
|
||||
+ * SSTrKp1000Mas bits.
|
||||
+ */
|
||||
+ err = lan88xx_TR_reg_set(phydev, 0x168C, 0xD2C46F);
|
||||
+ if (err < 0)
|
||||
+ pr_warn("Failed to Set Register[0x168C]\n");
|
||||
+
|
||||
+ /* Get access to Channel b'10, Node b'1111, Register 0x11.
|
||||
+ * Write 24-bit value 0x620 to register. Setting rem_upd_done_thresh
|
||||
+ * bits
|
||||
+ */
|
||||
+ err = lan88xx_TR_reg_set(phydev, 0x17A2, 0x620);
|
||||
+ if (err < 0)
|
||||
+ pr_warn("Failed to Set Register[0x17A2]\n");
|
||||
+
|
||||
+ /* Get access to Channel b'10, Node b'1101, Register 0x10.
|
||||
+ * Write 24-bit value 0xEEFFDD to register. Setting
|
||||
+ * eee_TrKp1Long_1000, eee_TrKp2Long_1000, eee_TrKp3Long_1000,
|
||||
+ * eee_TrKp1Short_1000,eee_TrKp2Short_1000, eee_TrKp3Short_1000 bits.
|
||||
+ */
|
||||
+ err = lan88xx_TR_reg_set(phydev, 0x16A0, 0xEEFFDD);
|
||||
+ if (err < 0)
|
||||
+ pr_warn("Failed to Set Register[0x16A0]\n");
|
||||
+
|
||||
+ /* Get access to Channel b'10, Node b'1101, Register 0x13.
|
||||
+ * Write 24-bit value 0x071448 to register. Setting
|
||||
+ * slv_lpi_tr_tmr_val1, slv_lpi_tr_tmr_val2 bits.
|
||||
+ */
|
||||
+ err = lan88xx_TR_reg_set(phydev, 0x16A6, 0x071448);
|
||||
+ if (err < 0)
|
||||
+ pr_warn("Failed to Set Register[0x16A6]\n");
|
||||
+
|
||||
+ /* Get access to Channel b'10, Node b'1101, Register 0x12.
|
||||
+ * Write 24-bit value 0x13132F to register. Setting
|
||||
+ * slv_sigdet_timer_val1, slv_sigdet_timer_val2 bits.
|
||||
+ */
|
||||
+ err = lan88xx_TR_reg_set(phydev, 0x16A4, 0x13132F);
|
||||
+ if (err < 0)
|
||||
+ pr_warn("Failed to Set Register[0x16A4]\n");
|
||||
+
|
||||
+ /* Get access to Channel b'10, Node b'1101, Register 0x14.
|
||||
+ * Write 24-bit value 0x0 to register. Setting eee_3level_delay,
|
||||
+ * eee_TrKf_freeze_delay bits.
|
||||
+ */
|
||||
+ err = lan88xx_TR_reg_set(phydev, 0x16A8, 0x0);
|
||||
+ if (err < 0)
|
||||
+ pr_warn("Failed to Set Register[0x16A8]\n");
|
||||
+
|
||||
+ /* Get access to Channel b'01, Node b'1111, Register 0x34.
|
||||
+ * Write 24-bit value 0x91B06C to register. Setting
|
||||
+ * FastMseSearchThreshLong1000, FastMseSearchThreshShort1000,
|
||||
+ * FastMseSearchUpdGain1000 bits.
|
||||
+ */
|
||||
+ err = lan88xx_TR_reg_set(phydev, 0x0FE8, 0x91B06C);
|
||||
+ if (err < 0)
|
||||
+ pr_warn("Failed to Set Register[0x0FE8]\n");
|
||||
+
|
||||
+ /* Get access to Channel b'01, Node b'1111, Register 0x3E.
|
||||
+ * Write 24-bit value 0xC0A028 to register. Setting
|
||||
+ * FastMseKp2ThreshLong1000, FastMseKp2ThreshShort1000,
|
||||
+ * FastMseKp2UpdGain1000, FastMseKp2ExitEn1000 bits.
|
||||
+ */
|
||||
+ err = lan88xx_TR_reg_set(phydev, 0x0FFC, 0xC0A028);
|
||||
+ if (err < 0)
|
||||
+ pr_warn("Failed to Set Register[0x0FFC]\n");
|
||||
+
|
||||
+ /* Get access to Channel b'01, Node b'1111, Register 0x35.
|
||||
+ * Write 24-bit value 0x041600 to register. Setting
|
||||
+ * FastMseSearchPhShNum1000, FastMseSearchClksPerPh1000,
|
||||
+ * FastMsePhChangeDelay1000 bits.
|
||||
+ */
|
||||
+ err = lan88xx_TR_reg_set(phydev, 0x0FEA, 0x041600);
|
||||
+ if (err < 0)
|
||||
+ pr_warn("Failed to Set Register[0x0FEA]\n");
|
||||
+
|
||||
+ /* Get access to Channel b'10, Node b'1101, Register 0x03.
|
||||
+ * Write 24-bit value 0x000004 to register. Setting TrFreeze bits.
|
||||
+ */
|
||||
+ err = lan88xx_TR_reg_set(phydev, 0x1686, 0x000004);
|
||||
+ if (err < 0)
|
||||
+ pr_warn("Failed to Set Register[0x1686]\n");
|
||||
+}
|
||||
+
|
||||
static int lan88xx_probe(struct phy_device *phydev)
|
||||
{
|
||||
struct device *dev = &phydev->mdio.dev;
|
||||
@@ -132,6 +287,25 @@ static void lan88xx_set_mdix(struct phy_device *phydev)
|
||||
phy_write(phydev, LAN88XX_EXT_PAGE_ACCESS, LAN88XX_EXT_PAGE_SPACE_0);
|
||||
}
|
||||
|
||||
+static int lan88xx_config_init(struct phy_device *phydev)
|
||||
+{
|
||||
+ int val;
|
||||
+
|
||||
+ genphy_config_init(phydev);
|
||||
+ /*Zerodetect delay enable */
|
||||
+ val = phy_read_mmd(phydev, MDIO_MMD_PCS,
|
||||
+ PHY_ARDENNES_MMD_DEV_3_PHY_CFG);
|
||||
+ val |= PHY_ARDENNES_MMD_DEV_3_PHY_CFG_ZD_DLY_EN_;
|
||||
+
|
||||
+ phy_write_mmd(phydev, MDIO_MMD_PCS, PHY_ARDENNES_MMD_DEV_3_PHY_CFG,
|
||||
+ val);
|
||||
+
|
||||
+ /* Config DSP registers */
|
||||
+ lan88xx_config_TR_regs(phydev);
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
static int lan88xx_config_aneg(struct phy_device *phydev)
|
||||
{
|
||||
lan88xx_set_mdix(phydev);
|
||||
@@ -151,7 +325,7 @@ static struct phy_driver microchip_phy_driver[] = {
|
||||
.probe = lan88xx_probe,
|
||||
.remove = lan88xx_remove,
|
||||
|
||||
- .config_init = genphy_config_init,
|
||||
+ .config_init = lan88xx_config_init,
|
||||
.config_aneg = lan88xx_config_aneg,
|
||||
|
||||
.ack_interrupt = lan88xx_phy_ack_interrupt,
|
||||
@@ -160,6 +334,8 @@ static struct phy_driver microchip_phy_driver[] = {
|
||||
.suspend = lan88xx_suspend,
|
||||
.resume = genphy_resume,
|
||||
.set_wol = lan88xx_set_wol,
|
||||
+ .read_page = lan88xx_read_page,
|
||||
+ .write_page = lan88xx_write_page,
|
||||
} };
|
||||
|
||||
module_phy_driver(microchip_phy_driver);
|
||||
diff --git a/include/linux/microchipphy.h b/include/linux/microchipphy.h
|
||||
index eb492d47f717..8f9c90379732 100644
|
||||
--- a/include/linux/microchipphy.h
|
||||
+++ b/include/linux/microchipphy.h
|
||||
@@ -70,4 +70,12 @@
|
||||
#define LAN88XX_MMD3_CHIP_ID (32877)
|
||||
#define LAN88XX_MMD3_CHIP_REV (32878)
|
||||
|
||||
+/* DSP registers */
|
||||
+#define PHY_ARDENNES_MMD_DEV_3_PHY_CFG (0x806A)
|
||||
+#define PHY_ARDENNES_MMD_DEV_3_PHY_CFG_ZD_DLY_EN_ (0x2000)
|
||||
+#define LAN88XX_EXT_PAGE_ACCESS_TR (0x52B5)
|
||||
+#define LAN88XX_EXT_PAGE_TR_CR 16
|
||||
+#define LAN88XX_EXT_PAGE_TR_LOW_DATA 17
|
||||
+#define LAN88XX_EXT_PAGE_TR_HIGH_DATA 18
|
||||
+
|
||||
#endif /* _MICROCHIPPHY_H */
|
||||
--
|
||||
2.17.0
|
||||
|
||||
From 502356f8db439d77a41958041feec187c42f72bb Mon Sep 17 00:00:00 2001
|
||||
From: Phil Elwell <phil@raspberrypi.org>
|
||||
Date: Wed, 11 Apr 2018 12:02:47 +0100
|
||||
|
@ -2235,6 +2235,7 @@ CONFIG_INET_XFRM_MODE_BEET=m
|
||||
CONFIG_INET_XFRM_MODE_TRANSPORT=m
|
||||
CONFIG_INET_XFRM_MODE_TUNNEL=m
|
||||
CONFIG_INET=y
|
||||
CONFIG_INFINIBAND_ADDR_TRANS=y
|
||||
# CONFIG_INFINIBAND_BNXT_RE is not set
|
||||
# CONFIG_INFINIBAND_CXGB3_DEBUG is not set
|
||||
CONFIG_INFINIBAND_CXGB3=m
|
||||
@ -5480,6 +5481,7 @@ CONFIG_SND_SOC_WM8804_SPI=m
|
||||
# CONFIG_SND_SOC_ZX_AUD96P22 is not set
|
||||
CONFIG_SND_SONICVIBES=m
|
||||
# CONFIG_SND_SPI is not set
|
||||
# CONFIG_SND_SST_ATOM_HIFI2_PLATFORM_ACPI is not set
|
||||
CONFIG_SND_SUN4I_CODEC=m
|
||||
CONFIG_SND_SUN4I_I2S=m
|
||||
CONFIG_SND_SUN4I_SPDIF=m
|
||||
|
@ -2217,6 +2217,7 @@ CONFIG_INET_XFRM_MODE_BEET=m
|
||||
CONFIG_INET_XFRM_MODE_TRANSPORT=m
|
||||
CONFIG_INET_XFRM_MODE_TUNNEL=m
|
||||
CONFIG_INET=y
|
||||
CONFIG_INFINIBAND_ADDR_TRANS=y
|
||||
# CONFIG_INFINIBAND_BNXT_RE is not set
|
||||
# CONFIG_INFINIBAND_CXGB3_DEBUG is not set
|
||||
CONFIG_INFINIBAND_CXGB3=m
|
||||
@ -5456,6 +5457,7 @@ CONFIG_SND_SOC_WM8804_SPI=m
|
||||
# CONFIG_SND_SOC_ZX_AUD96P22 is not set
|
||||
CONFIG_SND_SONICVIBES=m
|
||||
# CONFIG_SND_SPI is not set
|
||||
# CONFIG_SND_SST_ATOM_HIFI2_PLATFORM_ACPI is not set
|
||||
CONFIG_SND_SUN4I_CODEC=m
|
||||
CONFIG_SND_SUN4I_I2S=m
|
||||
CONFIG_SND_SUN4I_SPDIF=m
|
||||
|
@ -2365,6 +2365,7 @@ CONFIG_INET_XFRM_MODE_BEET=m
|
||||
CONFIG_INET_XFRM_MODE_TRANSPORT=m
|
||||
CONFIG_INET_XFRM_MODE_TUNNEL=m
|
||||
CONFIG_INET=y
|
||||
CONFIG_INFINIBAND_ADDR_TRANS=y
|
||||
# CONFIG_INFINIBAND_BNXT_RE is not set
|
||||
# CONFIG_INFINIBAND_CXGB3_DEBUG is not set
|
||||
# CONFIG_INFINIBAND_CXGB3 is not set
|
||||
@ -5898,6 +5899,7 @@ CONFIG_SND_SOC_WM8962=m
|
||||
# CONFIG_SND_SOC_ZX_AUD96P22 is not set
|
||||
CONFIG_SND_SONICVIBES=m
|
||||
# CONFIG_SND_SPI is not set
|
||||
# CONFIG_SND_SST_ATOM_HIFI2_PLATFORM_ACPI is not set
|
||||
CONFIG_SND_SUN4I_CODEC=m
|
||||
CONFIG_SND_SUN4I_I2S=m
|
||||
CONFIG_SND_SUN4I_SPDIF=m
|
||||
|
@ -2242,6 +2242,7 @@ CONFIG_INET_XFRM_MODE_BEET=m
|
||||
CONFIG_INET_XFRM_MODE_TRANSPORT=m
|
||||
CONFIG_INET_XFRM_MODE_TUNNEL=m
|
||||
CONFIG_INET=y
|
||||
CONFIG_INFINIBAND_ADDR_TRANS=y
|
||||
# CONFIG_INFINIBAND_BNXT_RE is not set
|
||||
# CONFIG_INFINIBAND_CXGB3_DEBUG is not set
|
||||
# CONFIG_INFINIBAND_CXGB3 is not set
|
||||
@ -5532,6 +5533,7 @@ CONFIG_SND_SOC_WM8804_SPI=m
|
||||
# CONFIG_SND_SOC_ZX_AUD96P22 is not set
|
||||
CONFIG_SND_SONICVIBES=m
|
||||
# CONFIG_SND_SPI is not set
|
||||
# CONFIG_SND_SST_ATOM_HIFI2_PLATFORM_ACPI is not set
|
||||
CONFIG_SND_SUN4I_CODEC=m
|
||||
CONFIG_SND_SUN4I_I2S=m
|
||||
CONFIG_SND_SUN4I_SPDIF=m
|
||||
|
@ -2224,6 +2224,7 @@ CONFIG_INET_XFRM_MODE_BEET=m
|
||||
CONFIG_INET_XFRM_MODE_TRANSPORT=m
|
||||
CONFIG_INET_XFRM_MODE_TUNNEL=m
|
||||
CONFIG_INET=y
|
||||
CONFIG_INFINIBAND_ADDR_TRANS=y
|
||||
# CONFIG_INFINIBAND_BNXT_RE is not set
|
||||
# CONFIG_INFINIBAND_CXGB3_DEBUG is not set
|
||||
# CONFIG_INFINIBAND_CXGB3 is not set
|
||||
@ -5508,6 +5509,7 @@ CONFIG_SND_SOC_WM8804_SPI=m
|
||||
# CONFIG_SND_SOC_ZX_AUD96P22 is not set
|
||||
CONFIG_SND_SONICVIBES=m
|
||||
# CONFIG_SND_SPI is not set
|
||||
# CONFIG_SND_SST_ATOM_HIFI2_PLATFORM_ACPI is not set
|
||||
CONFIG_SND_SUN4I_CODEC=m
|
||||
CONFIG_SND_SUN4I_I2S=m
|
||||
CONFIG_SND_SUN4I_SPDIF=m
|
||||
|
@ -2347,6 +2347,7 @@ CONFIG_INET_XFRM_MODE_BEET=m
|
||||
CONFIG_INET_XFRM_MODE_TRANSPORT=m
|
||||
CONFIG_INET_XFRM_MODE_TUNNEL=m
|
||||
CONFIG_INET=y
|
||||
CONFIG_INFINIBAND_ADDR_TRANS=y
|
||||
# CONFIG_INFINIBAND_BNXT_RE is not set
|
||||
# CONFIG_INFINIBAND_CXGB3_DEBUG is not set
|
||||
# CONFIG_INFINIBAND_CXGB3 is not set
|
||||
@ -5874,6 +5875,7 @@ CONFIG_SND_SOC_WM8962=m
|
||||
# CONFIG_SND_SOC_ZX_AUD96P22 is not set
|
||||
CONFIG_SND_SONICVIBES=m
|
||||
# CONFIG_SND_SPI is not set
|
||||
# CONFIG_SND_SST_ATOM_HIFI2_PLATFORM_ACPI is not set
|
||||
CONFIG_SND_SUN4I_CODEC=m
|
||||
CONFIG_SND_SUN4I_I2S=m
|
||||
CONFIG_SND_SUN4I_SPDIF=m
|
||||
|
@ -2080,6 +2080,7 @@ CONFIG_INET_XFRM_MODE_BEET=m
|
||||
CONFIG_INET_XFRM_MODE_TRANSPORT=m
|
||||
CONFIG_INET_XFRM_MODE_TUNNEL=m
|
||||
CONFIG_INET=y
|
||||
CONFIG_INFINIBAND_ADDR_TRANS=y
|
||||
# CONFIG_INFINIBAND_BNXT_RE is not set
|
||||
# CONFIG_INFINIBAND_CXGB3_DEBUG is not set
|
||||
CONFIG_INFINIBAND_CXGB3=m
|
||||
@ -5158,6 +5159,7 @@ CONFIG_SND_SOC_WM8524=m
|
||||
# CONFIG_SND_SOC_ZX_AUD96P22 is not set
|
||||
CONFIG_SND_SONICVIBES=m
|
||||
# CONFIG_SND_SPI is not set
|
||||
CONFIG_SND_SST_ATOM_HIFI2_PLATFORM_ACPI=m
|
||||
CONFIG_SND_SST_ATOM_HIFI2_PLATFORM=m
|
||||
CONFIG_SND_SST_ATOM_HIFI2_PLATFORM_PCI=m
|
||||
# CONFIG_SND_SUPPORT_OLD_API is not set
|
||||
|
@ -2099,6 +2099,7 @@ CONFIG_INET_XFRM_MODE_BEET=m
|
||||
CONFIG_INET_XFRM_MODE_TRANSPORT=m
|
||||
CONFIG_INET_XFRM_MODE_TUNNEL=m
|
||||
CONFIG_INET=y
|
||||
CONFIG_INFINIBAND_ADDR_TRANS=y
|
||||
# CONFIG_INFINIBAND_BNXT_RE is not set
|
||||
# CONFIG_INFINIBAND_CXGB3_DEBUG is not set
|
||||
CONFIG_INFINIBAND_CXGB3=m
|
||||
@ -5181,6 +5182,7 @@ CONFIG_SND_SOC_WM8524=m
|
||||
# CONFIG_SND_SOC_ZX_AUD96P22 is not set
|
||||
CONFIG_SND_SONICVIBES=m
|
||||
# CONFIG_SND_SPI is not set
|
||||
CONFIG_SND_SST_ATOM_HIFI2_PLATFORM_ACPI=m
|
||||
CONFIG_SND_SST_ATOM_HIFI2_PLATFORM=m
|
||||
CONFIG_SND_SST_ATOM_HIFI2_PLATFORM_PCI=m
|
||||
# CONFIG_SND_SUPPORT_OLD_API is not set
|
||||
|
@ -2099,6 +2099,7 @@ CONFIG_INET_XFRM_MODE_BEET=m
|
||||
CONFIG_INET_XFRM_MODE_TRANSPORT=m
|
||||
CONFIG_INET_XFRM_MODE_TUNNEL=m
|
||||
CONFIG_INET=y
|
||||
CONFIG_INFINIBAND_ADDR_TRANS=y
|
||||
# CONFIG_INFINIBAND_BNXT_RE is not set
|
||||
# CONFIG_INFINIBAND_CXGB3_DEBUG is not set
|
||||
CONFIG_INFINIBAND_CXGB3=m
|
||||
@ -5181,6 +5182,7 @@ CONFIG_SND_SOC_WM8524=m
|
||||
# CONFIG_SND_SOC_ZX_AUD96P22 is not set
|
||||
CONFIG_SND_SONICVIBES=m
|
||||
# CONFIG_SND_SPI is not set
|
||||
CONFIG_SND_SST_ATOM_HIFI2_PLATFORM_ACPI=m
|
||||
CONFIG_SND_SST_ATOM_HIFI2_PLATFORM=m
|
||||
CONFIG_SND_SST_ATOM_HIFI2_PLATFORM_PCI=m
|
||||
# CONFIG_SND_SUPPORT_OLD_API is not set
|
||||
|
@ -2080,6 +2080,7 @@ CONFIG_INET_XFRM_MODE_BEET=m
|
||||
CONFIG_INET_XFRM_MODE_TRANSPORT=m
|
||||
CONFIG_INET_XFRM_MODE_TUNNEL=m
|
||||
CONFIG_INET=y
|
||||
CONFIG_INFINIBAND_ADDR_TRANS=y
|
||||
# CONFIG_INFINIBAND_BNXT_RE is not set
|
||||
# CONFIG_INFINIBAND_CXGB3_DEBUG is not set
|
||||
CONFIG_INFINIBAND_CXGB3=m
|
||||
@ -5158,6 +5159,7 @@ CONFIG_SND_SOC_WM8524=m
|
||||
# CONFIG_SND_SOC_ZX_AUD96P22 is not set
|
||||
CONFIG_SND_SONICVIBES=m
|
||||
# CONFIG_SND_SPI is not set
|
||||
CONFIG_SND_SST_ATOM_HIFI2_PLATFORM_ACPI=m
|
||||
CONFIG_SND_SST_ATOM_HIFI2_PLATFORM=m
|
||||
CONFIG_SND_SST_ATOM_HIFI2_PLATFORM_PCI=m
|
||||
# CONFIG_SND_SUPPORT_OLD_API is not set
|
||||
|
@ -1988,6 +1988,7 @@ CONFIG_INET_XFRM_MODE_BEET=m
|
||||
CONFIG_INET_XFRM_MODE_TRANSPORT=m
|
||||
CONFIG_INET_XFRM_MODE_TUNNEL=m
|
||||
CONFIG_INET=y
|
||||
CONFIG_INFINIBAND_ADDR_TRANS=y
|
||||
# CONFIG_INFINIBAND_BNXT_RE is not set
|
||||
# CONFIG_INFINIBAND_CXGB3_DEBUG is not set
|
||||
CONFIG_INFINIBAND_CXGB3=m
|
||||
@ -4960,6 +4961,7 @@ CONFIG_SND_SOC_WM8524=m
|
||||
# CONFIG_SND_SOC_ZX_AUD96P22 is not set
|
||||
CONFIG_SND_SONICVIBES=m
|
||||
# CONFIG_SND_SPI is not set
|
||||
# CONFIG_SND_SST_ATOM_HIFI2_PLATFORM_ACPI is not set
|
||||
# CONFIG_SND_SUPPORT_OLD_API is not set
|
||||
CONFIG_SND_TRIDENT=m
|
||||
CONFIG_SND_USB_6FIRE=m
|
||||
|
@ -1969,6 +1969,7 @@ CONFIG_INET_XFRM_MODE_BEET=m
|
||||
CONFIG_INET_XFRM_MODE_TRANSPORT=m
|
||||
CONFIG_INET_XFRM_MODE_TUNNEL=m
|
||||
CONFIG_INET=y
|
||||
CONFIG_INFINIBAND_ADDR_TRANS=y
|
||||
# CONFIG_INFINIBAND_BNXT_RE is not set
|
||||
# CONFIG_INFINIBAND_CXGB3_DEBUG is not set
|
||||
CONFIG_INFINIBAND_CXGB3=m
|
||||
@ -4935,6 +4936,7 @@ CONFIG_SND_SOC_WM8524=m
|
||||
# CONFIG_SND_SOC_ZX_AUD96P22 is not set
|
||||
CONFIG_SND_SONICVIBES=m
|
||||
# CONFIG_SND_SPI is not set
|
||||
# CONFIG_SND_SST_ATOM_HIFI2_PLATFORM_ACPI is not set
|
||||
# CONFIG_SND_SUPPORT_OLD_API is not set
|
||||
CONFIG_SND_TRIDENT=m
|
||||
CONFIG_SND_USB_6FIRE=m
|
||||
|
@ -1933,6 +1933,7 @@ CONFIG_INET_XFRM_MODE_BEET=m
|
||||
CONFIG_INET_XFRM_MODE_TRANSPORT=m
|
||||
CONFIG_INET_XFRM_MODE_TUNNEL=m
|
||||
CONFIG_INET=y
|
||||
CONFIG_INFINIBAND_ADDR_TRANS=y
|
||||
# CONFIG_INFINIBAND_BNXT_RE is not set
|
||||
# CONFIG_INFINIBAND_CXGB3_DEBUG is not set
|
||||
CONFIG_INFINIBAND_CXGB3=m
|
||||
@ -4888,6 +4889,7 @@ CONFIG_SND_SOC_WM8524=m
|
||||
# CONFIG_SND_SOC_ZX_AUD96P22 is not set
|
||||
CONFIG_SND_SONICVIBES=m
|
||||
# CONFIG_SND_SPI is not set
|
||||
# CONFIG_SND_SST_ATOM_HIFI2_PLATFORM_ACPI is not set
|
||||
# CONFIG_SND_SUPPORT_OLD_API is not set
|
||||
CONFIG_SND_TRIDENT=m
|
||||
CONFIG_SND_USB_6FIRE=m
|
||||
|
@ -1914,6 +1914,7 @@ CONFIG_INET_XFRM_MODE_BEET=m
|
||||
CONFIG_INET_XFRM_MODE_TRANSPORT=m
|
||||
CONFIG_INET_XFRM_MODE_TUNNEL=m
|
||||
CONFIG_INET=y
|
||||
CONFIG_INFINIBAND_ADDR_TRANS=y
|
||||
# CONFIG_INFINIBAND_BNXT_RE is not set
|
||||
# CONFIG_INFINIBAND_CXGB3_DEBUG is not set
|
||||
CONFIG_INFINIBAND_CXGB3=m
|
||||
@ -4863,6 +4864,7 @@ CONFIG_SND_SOC_WM8524=m
|
||||
# CONFIG_SND_SOC_ZX_AUD96P22 is not set
|
||||
CONFIG_SND_SONICVIBES=m
|
||||
# CONFIG_SND_SPI is not set
|
||||
# CONFIG_SND_SST_ATOM_HIFI2_PLATFORM_ACPI is not set
|
||||
# CONFIG_SND_SUPPORT_OLD_API is not set
|
||||
CONFIG_SND_TRIDENT=m
|
||||
CONFIG_SND_USB_6FIRE=m
|
||||
|
@ -1888,6 +1888,7 @@ CONFIG_INET_XFRM_MODE_BEET=m
|
||||
CONFIG_INET_XFRM_MODE_TRANSPORT=m
|
||||
CONFIG_INET_XFRM_MODE_TUNNEL=m
|
||||
CONFIG_INET=y
|
||||
CONFIG_INFINIBAND_ADDR_TRANS=y
|
||||
# CONFIG_INFINIBAND_BNXT_RE is not set
|
||||
# CONFIG_INFINIBAND_CXGB3_DEBUG is not set
|
||||
# CONFIG_INFINIBAND_CXGB3 is not set
|
||||
@ -4786,6 +4787,7 @@ CONFIG_SND_SOC_WM8524=m
|
||||
# CONFIG_SND_SOC_ZX_AUD96P22 is not set
|
||||
CONFIG_SND_SONICVIBES=m
|
||||
# CONFIG_SND_SPI is not set
|
||||
# CONFIG_SND_SST_ATOM_HIFI2_PLATFORM_ACPI is not set
|
||||
# CONFIG_SND_SUPPORT_OLD_API is not set
|
||||
CONFIG_SND_TRIDENT=m
|
||||
CONFIG_SND_USB_6FIRE=m
|
||||
|
@ -1869,6 +1869,7 @@ CONFIG_INET_XFRM_MODE_BEET=m
|
||||
CONFIG_INET_XFRM_MODE_TRANSPORT=m
|
||||
CONFIG_INET_XFRM_MODE_TUNNEL=m
|
||||
CONFIG_INET=y
|
||||
CONFIG_INFINIBAND_ADDR_TRANS=y
|
||||
# CONFIG_INFINIBAND_BNXT_RE is not set
|
||||
# CONFIG_INFINIBAND_CXGB3_DEBUG is not set
|
||||
# CONFIG_INFINIBAND_CXGB3 is not set
|
||||
@ -4761,6 +4762,7 @@ CONFIG_SND_SOC_WM8524=m
|
||||
# CONFIG_SND_SOC_ZX_AUD96P22 is not set
|
||||
CONFIG_SND_SONICVIBES=m
|
||||
# CONFIG_SND_SPI is not set
|
||||
# CONFIG_SND_SST_ATOM_HIFI2_PLATFORM_ACPI is not set
|
||||
# CONFIG_SND_SUPPORT_OLD_API is not set
|
||||
CONFIG_SND_TRIDENT=m
|
||||
CONFIG_SND_USB_6FIRE=m
|
||||
|
@ -2146,6 +2146,7 @@ CONFIG_INET_XFRM_MODE_BEET=m
|
||||
CONFIG_INET_XFRM_MODE_TRANSPORT=m
|
||||
CONFIG_INET_XFRM_MODE_TUNNEL=m
|
||||
CONFIG_INET=y
|
||||
CONFIG_INFINIBAND_ADDR_TRANS=y
|
||||
# CONFIG_INFINIBAND_BNXT_RE is not set
|
||||
# CONFIG_INFINIBAND_CXGB3_DEBUG is not set
|
||||
CONFIG_INFINIBAND_CXGB3=m
|
||||
@ -5269,6 +5270,7 @@ CONFIG_SND_SOC_WM8524=m
|
||||
# CONFIG_SND_SOC_ZX_AUD96P22 is not set
|
||||
CONFIG_SND_SONICVIBES=m
|
||||
# CONFIG_SND_SPI is not set
|
||||
CONFIG_SND_SST_ATOM_HIFI2_PLATFORM_ACPI=m
|
||||
CONFIG_SND_SST_ATOM_HIFI2_PLATFORM=m
|
||||
CONFIG_SND_SST_ATOM_HIFI2_PLATFORM_PCI=m
|
||||
# CONFIG_SND_SUPPORT_OLD_API is not set
|
||||
|
@ -2127,6 +2127,7 @@ CONFIG_INET_XFRM_MODE_BEET=m
|
||||
CONFIG_INET_XFRM_MODE_TRANSPORT=m
|
||||
CONFIG_INET_XFRM_MODE_TUNNEL=m
|
||||
CONFIG_INET=y
|
||||
CONFIG_INFINIBAND_ADDR_TRANS=y
|
||||
# CONFIG_INFINIBAND_BNXT_RE is not set
|
||||
# CONFIG_INFINIBAND_CXGB3_DEBUG is not set
|
||||
CONFIG_INFINIBAND_CXGB3=m
|
||||
@ -5246,6 +5247,7 @@ CONFIG_SND_SOC_WM8524=m
|
||||
# CONFIG_SND_SOC_ZX_AUD96P22 is not set
|
||||
CONFIG_SND_SONICVIBES=m
|
||||
# CONFIG_SND_SPI is not set
|
||||
CONFIG_SND_SST_ATOM_HIFI2_PLATFORM_ACPI=m
|
||||
CONFIG_SND_SST_ATOM_HIFI2_PLATFORM=m
|
||||
CONFIG_SND_SST_ATOM_HIFI2_PLATFORM_PCI=m
|
||||
# CONFIG_SND_SUPPORT_OLD_API is not set
|
||||
|
@ -54,7 +54,7 @@ Summary: The Linux kernel
|
||||
%if 0%{?released_kernel}
|
||||
|
||||
# Do we have a -stable update to apply?
|
||||
%define stable_update 16
|
||||
%define stable_update 17
|
||||
# Set rpm version accordingly
|
||||
%if 0%{?stable_update}
|
||||
%define stablerev %{stable_update}
|
||||
@ -1936,6 +1936,9 @@ fi
|
||||
#
|
||||
#
|
||||
%changelog
|
||||
* Thu Jun 21 2018 Jeremy Cline <jcline@redhat.com> - 4.16.17-200
|
||||
- Linux v4.16.17
|
||||
|
||||
* Sun Jun 17 2018 Jeremy Cline <jcline@redhat.com> - 4.16.16-200
|
||||
- Linux v4.16.16
|
||||
|
||||
|
2
sources
2
sources
@ -1,2 +1,2 @@
|
||||
SHA512 (linux-4.16.tar.xz) = ab47849314b177d0eec9dbf261f33972b0d89fb92fb0650130ffa7abc2f36c0fab2d06317dc1683c51a472a9a631573a9b1e7258d6281a2ee189897827f14662
|
||||
SHA512 (patch-4.16.16.xz) = 9b3fdf982b16a7962305acb03adfa7ff077cba82bac02e1f7bc8cf6a6b6a4f4ef6c16c5e83d024fb0bd3763740c0e6169f4c236eaf6e175ed77dce49e4a06e9c
|
||||
SHA512 (patch-4.16.17.xz) = bfa2cdc21954a7b7769b1f54e64214b932abd8e85f1fca4c8eb8207139e081914e52ab78c2a66429a1bd695ad6e9f2d029e1c41539e399a00983296a8d32a519
|
||||
|
Loading…
Reference in New Issue
Block a user