Enable PWRSEQ_SIMPLE module (fixes rhbz 1377816)
This commit is contained in:
parent
fa0d6b9036
commit
6ec30f5393
@ -1 +1 @@
|
||||
# CONFIG_PWRSEQ_SIMPLE is not set
|
||||
CONFIG_PWRSEQ_SIMPLE=m
|
||||
|
@ -4025,7 +4025,7 @@ CONFIG_PWM_SYSFS=y
|
||||
CONFIG_PWM_TEGRA=m
|
||||
CONFIG_PWM=y
|
||||
# CONFIG_PWRSEQ_EMMC is not set
|
||||
# CONFIG_PWRSEQ_SIMPLE is not set
|
||||
CONFIG_PWRSEQ_SIMPLE=m
|
||||
# CONFIG_QCA7000 is not set
|
||||
CONFIG_QCOM_ADSP_PIL=m
|
||||
CONFIG_QCOM_BAM_DMA=y
|
||||
|
@ -4003,7 +4003,7 @@ CONFIG_PWM_SYSFS=y
|
||||
CONFIG_PWM_TEGRA=m
|
||||
CONFIG_PWM=y
|
||||
# CONFIG_PWRSEQ_EMMC is not set
|
||||
# CONFIG_PWRSEQ_SIMPLE is not set
|
||||
CONFIG_PWRSEQ_SIMPLE=m
|
||||
# CONFIG_QCA7000 is not set
|
||||
CONFIG_QCOM_ADSP_PIL=m
|
||||
CONFIG_QCOM_BAM_DMA=y
|
||||
|
@ -4366,7 +4366,7 @@ CONFIG_PWM_TWL_LED=m
|
||||
CONFIG_PWM_TWL=m
|
||||
CONFIG_PWM=y
|
||||
# CONFIG_PWRSEQ_EMMC is not set
|
||||
# CONFIG_PWRSEQ_SIMPLE is not set
|
||||
CONFIG_PWRSEQ_SIMPLE=m
|
||||
CONFIG_PXA_DMA=y
|
||||
# CONFIG_QCA7000 is not set
|
||||
CONFIG_QCOM_ADSP_PIL=m
|
||||
|
@ -4143,7 +4143,7 @@ CONFIG_PWM_SYSFS=y
|
||||
CONFIG_PWM_TEGRA=m
|
||||
CONFIG_PWM=y
|
||||
# CONFIG_PWRSEQ_EMMC is not set
|
||||
# CONFIG_PWRSEQ_SIMPLE is not set
|
||||
CONFIG_PWRSEQ_SIMPLE=m
|
||||
# CONFIG_QCA7000 is not set
|
||||
CONFIG_QCOM_ADSP_PIL=m
|
||||
# CONFIG_QCOM_EBI2 is not set
|
||||
|
@ -4122,7 +4122,7 @@ CONFIG_PWM_SYSFS=y
|
||||
CONFIG_PWM_TEGRA=m
|
||||
CONFIG_PWM=y
|
||||
# CONFIG_PWRSEQ_EMMC is not set
|
||||
# CONFIG_PWRSEQ_SIMPLE is not set
|
||||
CONFIG_PWRSEQ_SIMPLE=m
|
||||
# CONFIG_QCA7000 is not set
|
||||
CONFIG_QCOM_ADSP_PIL=m
|
||||
# CONFIG_QCOM_EBI2 is not set
|
||||
|
@ -4345,7 +4345,7 @@ CONFIG_PWM_TWL_LED=m
|
||||
CONFIG_PWM_TWL=m
|
||||
CONFIG_PWM=y
|
||||
# CONFIG_PWRSEQ_EMMC is not set
|
||||
# CONFIG_PWRSEQ_SIMPLE is not set
|
||||
CONFIG_PWRSEQ_SIMPLE=m
|
||||
CONFIG_PXA_DMA=y
|
||||
# CONFIG_QCA7000 is not set
|
||||
CONFIG_QCOM_ADSP_PIL=m
|
||||
|
@ -3876,7 +3876,7 @@ CONFIG_PWM_LPSS_PLATFORM=m
|
||||
# CONFIG_PWM_PCA9685 is not set
|
||||
CONFIG_PWM=y
|
||||
# CONFIG_PWRSEQ_EMMC is not set
|
||||
# CONFIG_PWRSEQ_SIMPLE is not set
|
||||
CONFIG_PWRSEQ_SIMPLE=m
|
||||
# CONFIG_QCA7000 is not set
|
||||
CONFIG_QCOM_ADSP_PIL=m
|
||||
# CONFIG_QCOM_EBI2 is not set
|
||||
|
@ -3896,7 +3896,7 @@ CONFIG_PWM_LPSS_PLATFORM=m
|
||||
# CONFIG_PWM_PCA9685 is not set
|
||||
CONFIG_PWM=y
|
||||
# CONFIG_PWRSEQ_EMMC is not set
|
||||
# CONFIG_PWRSEQ_SIMPLE is not set
|
||||
CONFIG_PWRSEQ_SIMPLE=m
|
||||
# CONFIG_QCA7000 is not set
|
||||
CONFIG_QCOM_ADSP_PIL=m
|
||||
# CONFIG_QCOM_EBI2 is not set
|
||||
|
@ -3896,7 +3896,7 @@ CONFIG_PWM_LPSS_PLATFORM=m
|
||||
# CONFIG_PWM_PCA9685 is not set
|
||||
CONFIG_PWM=y
|
||||
# CONFIG_PWRSEQ_EMMC is not set
|
||||
# CONFIG_PWRSEQ_SIMPLE is not set
|
||||
CONFIG_PWRSEQ_SIMPLE=m
|
||||
# CONFIG_QCA7000 is not set
|
||||
CONFIG_QCOM_ADSP_PIL=m
|
||||
# CONFIG_QCOM_EBI2 is not set
|
||||
|
@ -3876,7 +3876,7 @@ CONFIG_PWM_LPSS_PLATFORM=m
|
||||
# CONFIG_PWM_PCA9685 is not set
|
||||
CONFIG_PWM=y
|
||||
# CONFIG_PWRSEQ_EMMC is not set
|
||||
# CONFIG_PWRSEQ_SIMPLE is not set
|
||||
CONFIG_PWRSEQ_SIMPLE=m
|
||||
# CONFIG_QCA7000 is not set
|
||||
CONFIG_QCOM_ADSP_PIL=m
|
||||
# CONFIG_QCOM_EBI2 is not set
|
||||
|
@ -3762,7 +3762,7 @@ CONFIG_PWM_HIBVT=m
|
||||
# CONFIG_PWM_PCA9685 is not set
|
||||
CONFIG_PWM=y
|
||||
# CONFIG_PWRSEQ_EMMC is not set
|
||||
# CONFIG_PWRSEQ_SIMPLE is not set
|
||||
CONFIG_PWRSEQ_SIMPLE=m
|
||||
# CONFIG_QCA7000 is not set
|
||||
CONFIG_QCOM_ADSP_PIL=m
|
||||
# CONFIG_QCOM_EBI2 is not set
|
||||
|
@ -3740,7 +3740,7 @@ CONFIG_PWM_HIBVT=m
|
||||
# CONFIG_PWM_PCA9685 is not set
|
||||
CONFIG_PWM=y
|
||||
# CONFIG_PWRSEQ_EMMC is not set
|
||||
# CONFIG_PWRSEQ_SIMPLE is not set
|
||||
CONFIG_PWRSEQ_SIMPLE=m
|
||||
# CONFIG_QCA7000 is not set
|
||||
CONFIG_QCOM_ADSP_PIL=m
|
||||
# CONFIG_QCOM_EBI2 is not set
|
||||
|
@ -3702,7 +3702,7 @@ CONFIG_PWM_HIBVT=m
|
||||
# CONFIG_PWM_PCA9685 is not set
|
||||
CONFIG_PWM=y
|
||||
# CONFIG_PWRSEQ_EMMC is not set
|
||||
# CONFIG_PWRSEQ_SIMPLE is not set
|
||||
CONFIG_PWRSEQ_SIMPLE=m
|
||||
# CONFIG_QCA7000 is not set
|
||||
CONFIG_QCOM_ADSP_PIL=m
|
||||
# CONFIG_QCOM_EBI2 is not set
|
||||
|
@ -3680,7 +3680,7 @@ CONFIG_PWM_HIBVT=m
|
||||
# CONFIG_PWM_PCA9685 is not set
|
||||
CONFIG_PWM=y
|
||||
# CONFIG_PWRSEQ_EMMC is not set
|
||||
# CONFIG_PWRSEQ_SIMPLE is not set
|
||||
CONFIG_PWRSEQ_SIMPLE=m
|
||||
# CONFIG_QCA7000 is not set
|
||||
CONFIG_QCOM_ADSP_PIL=m
|
||||
# CONFIG_QCOM_EBI2 is not set
|
||||
|
@ -3701,7 +3701,7 @@ CONFIG_PWM_HIBVT=m
|
||||
# CONFIG_PWM_PCA9685 is not set
|
||||
CONFIG_PWM=y
|
||||
# CONFIG_PWRSEQ_EMMC is not set
|
||||
# CONFIG_PWRSEQ_SIMPLE is not set
|
||||
CONFIG_PWRSEQ_SIMPLE=m
|
||||
# CONFIG_QCA7000 is not set
|
||||
CONFIG_QCOM_ADSP_PIL=m
|
||||
# CONFIG_QCOM_EBI2 is not set
|
||||
|
@ -3679,7 +3679,7 @@ CONFIG_PWM_HIBVT=m
|
||||
# CONFIG_PWM_PCA9685 is not set
|
||||
CONFIG_PWM=y
|
||||
# CONFIG_PWRSEQ_EMMC is not set
|
||||
# CONFIG_PWRSEQ_SIMPLE is not set
|
||||
CONFIG_PWRSEQ_SIMPLE=m
|
||||
# CONFIG_QCA7000 is not set
|
||||
CONFIG_QCOM_ADSP_PIL=m
|
||||
# CONFIG_QCOM_EBI2 is not set
|
||||
|
@ -3591,7 +3591,7 @@ CONFIG_PWM_HIBVT=m
|
||||
# CONFIG_PWM_PCA9685 is not set
|
||||
CONFIG_PWM=y
|
||||
# CONFIG_PWRSEQ_EMMC is not set
|
||||
# CONFIG_PWRSEQ_SIMPLE is not set
|
||||
CONFIG_PWRSEQ_SIMPLE=m
|
||||
# CONFIG_QCA7000 is not set
|
||||
CONFIG_QCOM_ADSP_PIL=m
|
||||
# CONFIG_QCOM_EBI2 is not set
|
||||
|
@ -3569,7 +3569,7 @@ CONFIG_PWM_HIBVT=m
|
||||
# CONFIG_PWM_PCA9685 is not set
|
||||
CONFIG_PWM=y
|
||||
# CONFIG_PWRSEQ_EMMC is not set
|
||||
# CONFIG_PWRSEQ_SIMPLE is not set
|
||||
CONFIG_PWRSEQ_SIMPLE=m
|
||||
# CONFIG_QCA7000 is not set
|
||||
CONFIG_QCOM_ADSP_PIL=m
|
||||
# CONFIG_QCOM_EBI2 is not set
|
||||
|
@ -3917,7 +3917,7 @@ CONFIG_PWM_LPSS_PLATFORM=m
|
||||
# CONFIG_PWM_PCA9685 is not set
|
||||
CONFIG_PWM=y
|
||||
# CONFIG_PWRSEQ_EMMC is not set
|
||||
# CONFIG_PWRSEQ_SIMPLE is not set
|
||||
CONFIG_PWRSEQ_SIMPLE=m
|
||||
# CONFIG_QCA7000 is not set
|
||||
CONFIG_QCOM_ADSP_PIL=m
|
||||
# CONFIG_QCOM_EBI2 is not set
|
||||
|
@ -3897,7 +3897,7 @@ CONFIG_PWM_LPSS_PLATFORM=m
|
||||
# CONFIG_PWM_PCA9685 is not set
|
||||
CONFIG_PWM=y
|
||||
# CONFIG_PWRSEQ_EMMC is not set
|
||||
# CONFIG_PWRSEQ_SIMPLE is not set
|
||||
CONFIG_PWRSEQ_SIMPLE=m
|
||||
# CONFIG_QCA7000 is not set
|
||||
CONFIG_QCOM_ADSP_PIL=m
|
||||
# CONFIG_QCOM_EBI2 is not set
|
||||
|
@ -2172,6 +2172,9 @@ fi
|
||||
#
|
||||
#
|
||||
%changelog
|
||||
* Wed Feb 15 2017 Peter Robinson <pbrobinson@fedoraproject.org>
|
||||
- Enable PWRSEQ_SIMPLE module (fixes rhbz 1377816)
|
||||
|
||||
* Tue Feb 14 2017 Justin M. Forbes <jforbes@fedoraproject.org> - 4.10.0-0.rc8.git0.2
|
||||
- Reenable debugging options.
|
||||
- CVE-2017-5967 Disable CONFIG_TIMER_STATS (rhbz 1422138 1422140)
|
||||
|
Loading…
Reference in New Issue
Block a user