Update RISCV (riscv64) configs
Signed-off-by: David Abdurachmanov <david.abdurachmanov@sifive.com>
This commit is contained in:
parent
98989ae15a
commit
576b1ae843
|
@ -0,0 +1 @@
|
|||
CONFIG_SPI=y
|
|
@ -0,0 +1 @@
|
|||
CONFIG_SPI_SIFIVE=y
|
|
@ -5046,7 +5046,6 @@ CONFIG_SPARSEMEM_MANUAL=y
|
|||
CONFIG_SPI_FSL_LPSPI=m
|
||||
# CONFIG_SPI_FSL_SPI is not set
|
||||
# CONFIG_SPI_GPIO is not set
|
||||
# CONFIG_SPI is not set
|
||||
# CONFIG_SPI_LM70_LLP is not set
|
||||
# CONFIG_SPI_LOOPBACK_TEST is not set
|
||||
# CONFIG_SPI_MEM is not set
|
||||
|
@ -5057,13 +5056,14 @@ CONFIG_SPI_FSL_LPSPI=m
|
|||
# CONFIG_SPI_PXA2XX is not set
|
||||
# CONFIG_SPI_ROCKCHIP is not set
|
||||
# CONFIG_SPI_SC18IS602 is not set
|
||||
# CONFIG_SPI_SIFIVE is not set
|
||||
CONFIG_SPI_SIFIVE=y
|
||||
# CONFIG_SPI_SLAVE is not set
|
||||
# CONFIG_SPI_SPIDEV is not set
|
||||
# CONFIG_SPI_TLE62X0 is not set
|
||||
# CONFIG_SPI_TOPCLIFF_PCH is not set
|
||||
# CONFIG_SPI_XCOMM is not set
|
||||
# CONFIG_SPI_XILINX is not set
|
||||
CONFIG_SPI=y
|
||||
# CONFIG_SPI_ZYNQMP_GQSPI is not set
|
||||
# CONFIG_SPMI is not set
|
||||
# CONFIG_SPS30 is not set
|
||||
|
|
|
@ -5023,7 +5023,6 @@ CONFIG_SPARSEMEM_MANUAL=y
|
|||
CONFIG_SPI_FSL_LPSPI=m
|
||||
# CONFIG_SPI_FSL_SPI is not set
|
||||
# CONFIG_SPI_GPIO is not set
|
||||
# CONFIG_SPI is not set
|
||||
# CONFIG_SPI_LM70_LLP is not set
|
||||
# CONFIG_SPI_LOOPBACK_TEST is not set
|
||||
# CONFIG_SPI_MEM is not set
|
||||
|
@ -5034,13 +5033,14 @@ CONFIG_SPI_FSL_LPSPI=m
|
|||
# CONFIG_SPI_PXA2XX is not set
|
||||
# CONFIG_SPI_ROCKCHIP is not set
|
||||
# CONFIG_SPI_SC18IS602 is not set
|
||||
# CONFIG_SPI_SIFIVE is not set
|
||||
CONFIG_SPI_SIFIVE=y
|
||||
# CONFIG_SPI_SLAVE is not set
|
||||
# CONFIG_SPI_SPIDEV is not set
|
||||
# CONFIG_SPI_TLE62X0 is not set
|
||||
# CONFIG_SPI_TOPCLIFF_PCH is not set
|
||||
# CONFIG_SPI_XCOMM is not set
|
||||
# CONFIG_SPI_XILINX is not set
|
||||
CONFIG_SPI=y
|
||||
# CONFIG_SPI_ZYNQMP_GQSPI is not set
|
||||
# CONFIG_SPMI is not set
|
||||
# CONFIG_SPS30 is not set
|
||||
|
|
Loading…
Reference in New Issue