arm: part 4 (and the last) of the merge window updates
This commit is contained in:
parent
c7dd95a6bb
commit
1c98607f41
@ -1 +0,0 @@
|
||||
# CONFIG_DPAA2_CONSOLE is not set
|
@ -1 +0,0 @@
|
||||
# CONFIG_FSL_ENETC is not set
|
@ -1 +0,0 @@
|
||||
# CONFIG_FSL_ENETC_HW_TIMESTAMPING is not set
|
@ -1 +0,0 @@
|
||||
# CONFIG_FSL_ENETC_PTP_CLOCK is not set
|
@ -1 +0,0 @@
|
||||
# CONFIG_FSL_ENETC_VF is not set
|
@ -1 +0,0 @@
|
||||
# CONFIG_IMX_SCU_SOC is not set
|
1
configs/fedora/generic/arm/aarch64/CONFIG_AL_FIC
Normal file
1
configs/fedora/generic/arm/aarch64/CONFIG_AL_FIC
Normal file
@ -0,0 +1 @@
|
||||
CONFIG_AL_FIC=y
|
1
configs/fedora/generic/arm/aarch64/CONFIG_DPAA2_CONSOLE
Normal file
1
configs/fedora/generic/arm/aarch64/CONFIG_DPAA2_CONSOLE
Normal file
@ -0,0 +1 @@
|
||||
CONFIG_DPAA2_CONSOLE=m
|
@ -0,0 +1 @@
|
||||
CONFIG_FSL_ENETC_HW_TIMESTAMPING=y
|
1
configs/fedora/generic/arm/aarch64/CONFIG_IMX_SCU_SOC
Normal file
1
configs/fedora/generic/arm/aarch64/CONFIG_IMX_SCU_SOC
Normal file
@ -0,0 +1 @@
|
||||
CONFIG_IMX_SCU_SOC=y
|
1
configs/fedora/generic/arm/armv7/CONFIG_NVMEM_SNVS_LPGPR
Normal file
1
configs/fedora/generic/arm/armv7/CONFIG_NVMEM_SNVS_LPGPR
Normal file
@ -0,0 +1 @@
|
||||
CONFIG_NVMEM_SNVS_LPGPR=m
|
@ -181,7 +181,7 @@ CONFIG_AIX_PARTITION=y
|
||||
# CONFIG_AK8974 is not set
|
||||
CONFIG_AK8975=m
|
||||
# CONFIG_AL3320A is not set
|
||||
# CONFIG_AL_FIC is not set
|
||||
CONFIG_AL_FIC=y
|
||||
CONFIG_ALIM1535_WDT=m
|
||||
CONFIG_ALIM7101_WDT=m
|
||||
CONFIG_ALLOW_LOCKDOWN_LIFT_BY_SYSRQ=y
|
||||
@ -1422,7 +1422,7 @@ CONFIG_DP83822_PHY=m
|
||||
CONFIG_DP83848_PHY=m
|
||||
CONFIG_DP83867_PHY=m
|
||||
# CONFIG_DP83TC811_PHY is not set
|
||||
# CONFIG_DPAA2_CONSOLE is not set
|
||||
CONFIG_DPAA2_CONSOLE=m
|
||||
CONFIG_DPOT_DAC=m
|
||||
# CONFIG_DPS310 is not set
|
||||
CONFIG_DRAGONRISE_FF=y
|
||||
@ -1905,7 +1905,7 @@ CONFIG_FSL_DPAA2=y
|
||||
CONFIG_FSL_DPAA_ETH=m
|
||||
CONFIG_FSL_DPAA=y
|
||||
CONFIG_FSL_EDMA=m
|
||||
# CONFIG_FSL_ENETC_HW_TIMESTAMPING is not set
|
||||
CONFIG_FSL_ENETC_HW_TIMESTAMPING=y
|
||||
CONFIG_FSL_ENETC=m
|
||||
CONFIG_FSL_ENETC_PTP_CLOCK=m
|
||||
CONFIG_FSL_ENETC_VF=m
|
||||
@ -2475,7 +2475,7 @@ CONFIG_IMX_GPCV2=y
|
||||
CONFIG_IMX_MBOX=m
|
||||
CONFIG_IMX_REMOTEPROC=m
|
||||
CONFIG_IMX_SCU_PD=y
|
||||
# CONFIG_IMX_SCU_SOC is not set
|
||||
CONFIG_IMX_SCU_SOC=y
|
||||
CONFIG_IMX_SCU=y
|
||||
CONFIG_IMX_SC_WDT=m
|
||||
CONFIG_IMX_SDMA=m
|
||||
|
@ -181,7 +181,7 @@ CONFIG_AIX_PARTITION=y
|
||||
# CONFIG_AK8974 is not set
|
||||
CONFIG_AK8975=m
|
||||
# CONFIG_AL3320A is not set
|
||||
# CONFIG_AL_FIC is not set
|
||||
CONFIG_AL_FIC=y
|
||||
CONFIG_ALIM1535_WDT=m
|
||||
CONFIG_ALIM7101_WDT=m
|
||||
CONFIG_ALLOW_LOCKDOWN_LIFT_BY_SYSRQ=y
|
||||
@ -1414,7 +1414,7 @@ CONFIG_DP83822_PHY=m
|
||||
CONFIG_DP83848_PHY=m
|
||||
CONFIG_DP83867_PHY=m
|
||||
# CONFIG_DP83TC811_PHY is not set
|
||||
# CONFIG_DPAA2_CONSOLE is not set
|
||||
CONFIG_DPAA2_CONSOLE=m
|
||||
CONFIG_DPOT_DAC=m
|
||||
# CONFIG_DPS310 is not set
|
||||
CONFIG_DRAGONRISE_FF=y
|
||||
@ -1889,7 +1889,7 @@ CONFIG_FSL_DPAA2=y
|
||||
CONFIG_FSL_DPAA_ETH=m
|
||||
CONFIG_FSL_DPAA=y
|
||||
CONFIG_FSL_EDMA=m
|
||||
# CONFIG_FSL_ENETC_HW_TIMESTAMPING is not set
|
||||
CONFIG_FSL_ENETC_HW_TIMESTAMPING=y
|
||||
CONFIG_FSL_ENETC=m
|
||||
CONFIG_FSL_ENETC_PTP_CLOCK=m
|
||||
CONFIG_FSL_ENETC_VF=m
|
||||
@ -2459,7 +2459,7 @@ CONFIG_IMX_GPCV2=y
|
||||
CONFIG_IMX_MBOX=m
|
||||
CONFIG_IMX_REMOTEPROC=m
|
||||
CONFIG_IMX_SCU_PD=y
|
||||
# CONFIG_IMX_SCU_SOC is not set
|
||||
CONFIG_IMX_SCU_SOC=y
|
||||
CONFIG_IMX_SCU=y
|
||||
CONFIG_IMX_SC_WDT=m
|
||||
CONFIG_IMX_SDMA=m
|
||||
|
@ -1423,7 +1423,6 @@ CONFIG_DP83822_PHY=m
|
||||
CONFIG_DP83848_PHY=m
|
||||
# CONFIG_DP83867_PHY is not set
|
||||
# CONFIG_DP83TC811_PHY is not set
|
||||
# CONFIG_DPAA2_CONSOLE is not set
|
||||
CONFIG_DPOT_DAC=m
|
||||
# CONFIG_DPS310 is not set
|
||||
CONFIG_DRAGONRISE_FF=y
|
||||
@ -1941,10 +1940,6 @@ CONFIG_FSI_MASTER_HUB=m
|
||||
# CONFIG_FSI_SBEFIFO is not set
|
||||
CONFIG_FSI_SCOM=m
|
||||
# CONFIG_FSL_EDMA is not set
|
||||
# CONFIG_FSL_ENETC_HW_TIMESTAMPING is not set
|
||||
# CONFIG_FSL_ENETC is not set
|
||||
# CONFIG_FSL_ENETC_PTP_CLOCK is not set
|
||||
# CONFIG_FSL_ENETC_VF is not set
|
||||
# CONFIG_FSL_IMX8_DDR_PMU is not set
|
||||
# CONFIG_FSL_PQ_MDIO is not set
|
||||
# CONFIG_FSL_QDMA is not set
|
||||
@ -2510,7 +2505,6 @@ CONFIG_IMX_IPUV3_CORE=m
|
||||
CONFIG_IMX_MBOX=m
|
||||
CONFIG_IMX_REMOTEPROC=m
|
||||
# CONFIG_IMX_SCU is not set
|
||||
# CONFIG_IMX_SCU_SOC is not set
|
||||
CONFIG_IMX_SC_WDT=m
|
||||
CONFIG_IMX_SDMA=m
|
||||
CONFIG_IMX_THERMAL=m
|
||||
|
@ -1383,7 +1383,6 @@ CONFIG_DP83822_PHY=m
|
||||
CONFIG_DP83848_PHY=m
|
||||
# CONFIG_DP83867_PHY is not set
|
||||
# CONFIG_DP83TC811_PHY is not set
|
||||
# CONFIG_DPAA2_CONSOLE is not set
|
||||
CONFIG_DPOT_DAC=m
|
||||
# CONFIG_DPS310 is not set
|
||||
CONFIG_DRAGONRISE_FF=y
|
||||
@ -1874,10 +1873,6 @@ CONFIG_FSI_MASTER_HUB=m
|
||||
# CONFIG_FSI_SBEFIFO is not set
|
||||
CONFIG_FSI_SCOM=m
|
||||
# CONFIG_FSL_EDMA is not set
|
||||
# CONFIG_FSL_ENETC_HW_TIMESTAMPING is not set
|
||||
# CONFIG_FSL_ENETC is not set
|
||||
# CONFIG_FSL_ENETC_PTP_CLOCK is not set
|
||||
# CONFIG_FSL_ENETC_VF is not set
|
||||
# CONFIG_FSL_IMX8_DDR_PMU is not set
|
||||
# CONFIG_FSL_PQ_MDIO is not set
|
||||
# CONFIG_FSL_QDMA is not set
|
||||
@ -2426,7 +2421,6 @@ CONFIG_IMX_GPCV2=y
|
||||
# CONFIG_IMX_IRQSTEER is not set
|
||||
CONFIG_IMX_MBOX=m
|
||||
# CONFIG_IMX_SCU is not set
|
||||
# CONFIG_IMX_SCU_SOC is not set
|
||||
CONFIG_IMX_SC_WDT=m
|
||||
CONFIG_IMX_SDMA=m
|
||||
# CONFIG_IMX_WEIM is not set
|
||||
@ -4221,7 +4215,7 @@ CONFIG_NVME_FC=m
|
||||
CONFIG_NVMEM_IMX_IIM=m
|
||||
CONFIG_NVMEM_IMX_OCOTP=m
|
||||
# CONFIG_NVMEM_REBOOT_MODE is not set
|
||||
# CONFIG_NVMEM_SNVS_LPGPR is not set
|
||||
CONFIG_NVMEM_SNVS_LPGPR=m
|
||||
CONFIG_NVMEM_STM32_ROMEM=m
|
||||
CONFIG_NVMEM_SUNXI_SID=m
|
||||
CONFIG_NVMEM_SYSFS=y
|
||||
|
@ -1376,7 +1376,6 @@ CONFIG_DP83822_PHY=m
|
||||
CONFIG_DP83848_PHY=m
|
||||
# CONFIG_DP83867_PHY is not set
|
||||
# CONFIG_DP83TC811_PHY is not set
|
||||
# CONFIG_DPAA2_CONSOLE is not set
|
||||
CONFIG_DPOT_DAC=m
|
||||
# CONFIG_DPS310 is not set
|
||||
CONFIG_DRAGONRISE_FF=y
|
||||
@ -1859,10 +1858,6 @@ CONFIG_FSI_MASTER_HUB=m
|
||||
# CONFIG_FSI_SBEFIFO is not set
|
||||
CONFIG_FSI_SCOM=m
|
||||
# CONFIG_FSL_EDMA is not set
|
||||
# CONFIG_FSL_ENETC_HW_TIMESTAMPING is not set
|
||||
# CONFIG_FSL_ENETC is not set
|
||||
# CONFIG_FSL_ENETC_PTP_CLOCK is not set
|
||||
# CONFIG_FSL_ENETC_VF is not set
|
||||
# CONFIG_FSL_IMX8_DDR_PMU is not set
|
||||
# CONFIG_FSL_PQ_MDIO is not set
|
||||
# CONFIG_FSL_QDMA is not set
|
||||
@ -2411,7 +2406,6 @@ CONFIG_IMX_GPCV2=y
|
||||
# CONFIG_IMX_IRQSTEER is not set
|
||||
CONFIG_IMX_MBOX=m
|
||||
# CONFIG_IMX_SCU is not set
|
||||
# CONFIG_IMX_SCU_SOC is not set
|
||||
CONFIG_IMX_SC_WDT=m
|
||||
CONFIG_IMX_SDMA=m
|
||||
# CONFIG_IMX_WEIM is not set
|
||||
@ -4202,7 +4196,7 @@ CONFIG_NVME_FC=m
|
||||
CONFIG_NVMEM_IMX_IIM=m
|
||||
CONFIG_NVMEM_IMX_OCOTP=m
|
||||
# CONFIG_NVMEM_REBOOT_MODE is not set
|
||||
# CONFIG_NVMEM_SNVS_LPGPR is not set
|
||||
CONFIG_NVMEM_SNVS_LPGPR=m
|
||||
CONFIG_NVMEM_STM32_ROMEM=m
|
||||
CONFIG_NVMEM_SUNXI_SID=m
|
||||
CONFIG_NVMEM_SYSFS=y
|
||||
|
@ -1416,7 +1416,6 @@ CONFIG_DP83822_PHY=m
|
||||
CONFIG_DP83848_PHY=m
|
||||
# CONFIG_DP83867_PHY is not set
|
||||
# CONFIG_DP83TC811_PHY is not set
|
||||
# CONFIG_DPAA2_CONSOLE is not set
|
||||
CONFIG_DPOT_DAC=m
|
||||
# CONFIG_DPS310 is not set
|
||||
CONFIG_DRAGONRISE_FF=y
|
||||
@ -1926,10 +1925,6 @@ CONFIG_FSI_MASTER_HUB=m
|
||||
# CONFIG_FSI_SBEFIFO is not set
|
||||
CONFIG_FSI_SCOM=m
|
||||
# CONFIG_FSL_EDMA is not set
|
||||
# CONFIG_FSL_ENETC_HW_TIMESTAMPING is not set
|
||||
# CONFIG_FSL_ENETC is not set
|
||||
# CONFIG_FSL_ENETC_PTP_CLOCK is not set
|
||||
# CONFIG_FSL_ENETC_VF is not set
|
||||
# CONFIG_FSL_IMX8_DDR_PMU is not set
|
||||
# CONFIG_FSL_PQ_MDIO is not set
|
||||
# CONFIG_FSL_QDMA is not set
|
||||
@ -2495,7 +2490,6 @@ CONFIG_IMX_IPUV3_CORE=m
|
||||
CONFIG_IMX_MBOX=m
|
||||
CONFIG_IMX_REMOTEPROC=m
|
||||
# CONFIG_IMX_SCU is not set
|
||||
# CONFIG_IMX_SCU_SOC is not set
|
||||
CONFIG_IMX_SC_WDT=m
|
||||
CONFIG_IMX_SDMA=m
|
||||
CONFIG_IMX_THERMAL=m
|
||||
|
@ -1200,7 +1200,6 @@ CONFIG_DP83822_PHY=m
|
||||
CONFIG_DP83848_PHY=m
|
||||
# CONFIG_DP83867_PHY is not set
|
||||
# CONFIG_DP83TC811_PHY is not set
|
||||
# CONFIG_DPAA2_CONSOLE is not set
|
||||
CONFIG_DPOT_DAC=m
|
||||
# CONFIG_DPS310 is not set
|
||||
CONFIG_DPTF_POWER=m
|
||||
@ -1670,10 +1669,6 @@ CONFIG_FSI_MASTER_HUB=m
|
||||
# CONFIG_FSI_SBEFIFO is not set
|
||||
CONFIG_FSI_SCOM=m
|
||||
# CONFIG_FSL_EDMA is not set
|
||||
# CONFIG_FSL_ENETC_HW_TIMESTAMPING is not set
|
||||
# CONFIG_FSL_ENETC is not set
|
||||
# CONFIG_FSL_ENETC_PTP_CLOCK is not set
|
||||
# CONFIG_FSL_ENETC_VF is not set
|
||||
# CONFIG_FSL_PQ_MDIO is not set
|
||||
# CONFIG_FSL_QDMA is not set
|
||||
CONFIG_FS_MBCACHE=y
|
||||
@ -2217,7 +2212,6 @@ CONFIG_IMA_READ_POLICY=y
|
||||
CONFIG_IMA_WRITE_POLICY=y
|
||||
CONFIG_IMA=y
|
||||
# CONFIG_IMG_ASCII_LCD is not set
|
||||
# CONFIG_IMX_SCU_SOC is not set
|
||||
# CONFIG_INA2XX_ADC is not set
|
||||
CONFIG_INET6_AH=m
|
||||
CONFIG_INET6_ESP=m
|
||||
@ -3979,7 +3973,6 @@ CONFIG_NULL_TTY=m
|
||||
# CONFIG_NUMA is not set
|
||||
CONFIG_NVME_FC=m
|
||||
# CONFIG_NVMEM_REBOOT_MODE is not set
|
||||
# CONFIG_NVMEM_SNVS_LPGPR is not set
|
||||
CONFIG_NVMEM_SYSFS=y
|
||||
CONFIG_NVME_MULTIPATH=y
|
||||
CONFIG_NVMEM=y
|
||||
|
@ -1191,7 +1191,6 @@ CONFIG_DP83822_PHY=m
|
||||
CONFIG_DP83848_PHY=m
|
||||
# CONFIG_DP83867_PHY is not set
|
||||
# CONFIG_DP83TC811_PHY is not set
|
||||
# CONFIG_DPAA2_CONSOLE is not set
|
||||
CONFIG_DPOT_DAC=m
|
||||
# CONFIG_DPS310 is not set
|
||||
CONFIG_DPTF_POWER=m
|
||||
@ -1653,10 +1652,6 @@ CONFIG_FSI_MASTER_HUB=m
|
||||
# CONFIG_FSI_SBEFIFO is not set
|
||||
CONFIG_FSI_SCOM=m
|
||||
# CONFIG_FSL_EDMA is not set
|
||||
# CONFIG_FSL_ENETC_HW_TIMESTAMPING is not set
|
||||
# CONFIG_FSL_ENETC is not set
|
||||
# CONFIG_FSL_ENETC_PTP_CLOCK is not set
|
||||
# CONFIG_FSL_ENETC_VF is not set
|
||||
# CONFIG_FSL_PQ_MDIO is not set
|
||||
# CONFIG_FSL_QDMA is not set
|
||||
CONFIG_FS_MBCACHE=y
|
||||
@ -2200,7 +2195,6 @@ CONFIG_IMA_READ_POLICY=y
|
||||
CONFIG_IMA_WRITE_POLICY=y
|
||||
CONFIG_IMA=y
|
||||
# CONFIG_IMG_ASCII_LCD is not set
|
||||
# CONFIG_IMX_SCU_SOC is not set
|
||||
# CONFIG_INA2XX_ADC is not set
|
||||
CONFIG_INET6_AH=m
|
||||
CONFIG_INET6_ESP=m
|
||||
@ -3960,7 +3954,6 @@ CONFIG_NULL_TTY=m
|
||||
# CONFIG_NUMA is not set
|
||||
CONFIG_NVME_FC=m
|
||||
# CONFIG_NVMEM_REBOOT_MODE is not set
|
||||
# CONFIG_NVMEM_SNVS_LPGPR is not set
|
||||
CONFIG_NVMEM_SYSFS=y
|
||||
CONFIG_NVME_MULTIPATH=y
|
||||
CONFIG_NVMEM=y
|
||||
|
@ -1111,7 +1111,6 @@ CONFIG_DP83822_PHY=m
|
||||
CONFIG_DP83848_PHY=m
|
||||
# CONFIG_DP83867_PHY is not set
|
||||
# CONFIG_DP83TC811_PHY is not set
|
||||
# CONFIG_DPAA2_CONSOLE is not set
|
||||
CONFIG_DPOT_DAC=m
|
||||
# CONFIG_DPS310 is not set
|
||||
CONFIG_DRAGONRISE_FF=y
|
||||
@ -1518,10 +1517,6 @@ CONFIG_FSI_OCC=m
|
||||
CONFIG_FSI_SBEFIFO=m
|
||||
CONFIG_FSI_SCOM=m
|
||||
# CONFIG_FSL_EDMA is not set
|
||||
# CONFIG_FSL_ENETC_HW_TIMESTAMPING is not set
|
||||
# CONFIG_FSL_ENETC is not set
|
||||
# CONFIG_FSL_ENETC_PTP_CLOCK is not set
|
||||
# CONFIG_FSL_ENETC_VF is not set
|
||||
# CONFIG_FSL_LBC is not set
|
||||
# CONFIG_FSL_PQ_MDIO is not set
|
||||
# CONFIG_FSL_QDMA is not set
|
||||
@ -2023,7 +2018,6 @@ CONFIG_IMA_READ_POLICY=y
|
||||
# CONFIG_IMA_TEMPLATE is not set
|
||||
CONFIG_IMA_WRITE_POLICY=y
|
||||
# CONFIG_IMG_ASCII_LCD is not set
|
||||
# CONFIG_IMX_SCU_SOC is not set
|
||||
# CONFIG_INA2XX_ADC is not set
|
||||
CONFIG_INET6_AH=m
|
||||
CONFIG_INET6_ESP=m
|
||||
@ -3699,7 +3693,6 @@ CONFIG_NUMA_BALANCING=y
|
||||
CONFIG_NUMA=y
|
||||
CONFIG_NVME_FC=m
|
||||
# CONFIG_NVMEM_REBOOT_MODE is not set
|
||||
# CONFIG_NVMEM_SNVS_LPGPR is not set
|
||||
CONFIG_NVMEM_SYSFS=y
|
||||
CONFIG_NVME_MULTIPATH=y
|
||||
CONFIG_NVMEM=y
|
||||
|
@ -1102,7 +1102,6 @@ CONFIG_DP83822_PHY=m
|
||||
CONFIG_DP83848_PHY=m
|
||||
# CONFIG_DP83867_PHY is not set
|
||||
# CONFIG_DP83TC811_PHY is not set
|
||||
# CONFIG_DPAA2_CONSOLE is not set
|
||||
CONFIG_DPOT_DAC=m
|
||||
# CONFIG_DPS310 is not set
|
||||
CONFIG_DRAGONRISE_FF=y
|
||||
@ -1501,10 +1500,6 @@ CONFIG_FSI_OCC=m
|
||||
CONFIG_FSI_SBEFIFO=m
|
||||
CONFIG_FSI_SCOM=m
|
||||
# CONFIG_FSL_EDMA is not set
|
||||
# CONFIG_FSL_ENETC_HW_TIMESTAMPING is not set
|
||||
# CONFIG_FSL_ENETC is not set
|
||||
# CONFIG_FSL_ENETC_PTP_CLOCK is not set
|
||||
# CONFIG_FSL_ENETC_VF is not set
|
||||
# CONFIG_FSL_LBC is not set
|
||||
# CONFIG_FSL_PQ_MDIO is not set
|
||||
# CONFIG_FSL_QDMA is not set
|
||||
@ -2006,7 +2001,6 @@ CONFIG_IMA_READ_POLICY=y
|
||||
# CONFIG_IMA_TEMPLATE is not set
|
||||
CONFIG_IMA_WRITE_POLICY=y
|
||||
# CONFIG_IMG_ASCII_LCD is not set
|
||||
# CONFIG_IMX_SCU_SOC is not set
|
||||
# CONFIG_INA2XX_ADC is not set
|
||||
CONFIG_INET6_AH=m
|
||||
CONFIG_INET6_ESP=m
|
||||
@ -3678,7 +3672,6 @@ CONFIG_NUMA_BALANCING=y
|
||||
CONFIG_NUMA=y
|
||||
CONFIG_NVME_FC=m
|
||||
# CONFIG_NVMEM_REBOOT_MODE is not set
|
||||
# CONFIG_NVMEM_SNVS_LPGPR is not set
|
||||
CONFIG_NVMEM_SYSFS=y
|
||||
CONFIG_NVME_MULTIPATH=y
|
||||
CONFIG_NVMEM=y
|
||||
|
@ -1117,7 +1117,6 @@ CONFIG_DP83822_PHY=m
|
||||
CONFIG_DP83848_PHY=m
|
||||
# CONFIG_DP83867_PHY is not set
|
||||
# CONFIG_DP83TC811_PHY is not set
|
||||
# CONFIG_DPAA2_CONSOLE is not set
|
||||
CONFIG_DPOT_DAC=m
|
||||
# CONFIG_DPS310 is not set
|
||||
CONFIG_DRAGONRISE_FF=y
|
||||
@ -1517,10 +1516,6 @@ CONFIG_FSI_MASTER_HUB=m
|
||||
# CONFIG_FSI_SBEFIFO is not set
|
||||
CONFIG_FSI_SCOM=m
|
||||
# CONFIG_FSL_EDMA is not set
|
||||
# CONFIG_FSL_ENETC_HW_TIMESTAMPING is not set
|
||||
# CONFIG_FSL_ENETC is not set
|
||||
# CONFIG_FSL_ENETC_PTP_CLOCK is not set
|
||||
# CONFIG_FSL_ENETC_VF is not set
|
||||
# CONFIG_FSL_PQ_MDIO is not set
|
||||
# CONFIG_FSL_QDMA is not set
|
||||
CONFIG_FS_MBCACHE=y
|
||||
@ -2001,7 +1996,6 @@ CONFIG_IMA_READ_POLICY=y
|
||||
CONFIG_IMA_WRITE_POLICY=y
|
||||
CONFIG_IMA=y
|
||||
# CONFIG_IMG_ASCII_LCD is not set
|
||||
# CONFIG_IMX_SCU_SOC is not set
|
||||
# CONFIG_INA2XX_ADC is not set
|
||||
CONFIG_INET6_AH=m
|
||||
CONFIG_INET6_ESP=m
|
||||
@ -3669,7 +3663,6 @@ CONFIG_NUMA_EMU=y
|
||||
CONFIG_NUMA=y
|
||||
CONFIG_NVME_FC=m
|
||||
# CONFIG_NVMEM_REBOOT_MODE is not set
|
||||
# CONFIG_NVMEM_SNVS_LPGPR is not set
|
||||
CONFIG_NVMEM_SYSFS=y
|
||||
CONFIG_NVME_MULTIPATH=y
|
||||
CONFIG_NVMEM=y
|
||||
|
@ -1108,7 +1108,6 @@ CONFIG_DP83822_PHY=m
|
||||
CONFIG_DP83848_PHY=m
|
||||
# CONFIG_DP83867_PHY is not set
|
||||
# CONFIG_DP83TC811_PHY is not set
|
||||
# CONFIG_DPAA2_CONSOLE is not set
|
||||
CONFIG_DPOT_DAC=m
|
||||
# CONFIG_DPS310 is not set
|
||||
CONFIG_DRAGONRISE_FF=y
|
||||
@ -1500,10 +1499,6 @@ CONFIG_FSI_MASTER_HUB=m
|
||||
# CONFIG_FSI_SBEFIFO is not set
|
||||
CONFIG_FSI_SCOM=m
|
||||
# CONFIG_FSL_EDMA is not set
|
||||
# CONFIG_FSL_ENETC_HW_TIMESTAMPING is not set
|
||||
# CONFIG_FSL_ENETC is not set
|
||||
# CONFIG_FSL_ENETC_PTP_CLOCK is not set
|
||||
# CONFIG_FSL_ENETC_VF is not set
|
||||
# CONFIG_FSL_PQ_MDIO is not set
|
||||
# CONFIG_FSL_QDMA is not set
|
||||
CONFIG_FS_MBCACHE=y
|
||||
@ -1984,7 +1979,6 @@ CONFIG_IMA_READ_POLICY=y
|
||||
CONFIG_IMA_WRITE_POLICY=y
|
||||
CONFIG_IMA=y
|
||||
# CONFIG_IMG_ASCII_LCD is not set
|
||||
# CONFIG_IMX_SCU_SOC is not set
|
||||
# CONFIG_INA2XX_ADC is not set
|
||||
CONFIG_INET6_AH=m
|
||||
CONFIG_INET6_ESP=m
|
||||
@ -3648,7 +3642,6 @@ CONFIG_NUMA_EMU=y
|
||||
CONFIG_NUMA=y
|
||||
CONFIG_NVME_FC=m
|
||||
# CONFIG_NVMEM_REBOOT_MODE is not set
|
||||
# CONFIG_NVMEM_SNVS_LPGPR is not set
|
||||
CONFIG_NVMEM_SYSFS=y
|
||||
CONFIG_NVME_MULTIPATH=y
|
||||
CONFIG_NVMEM=y
|
||||
|
@ -1244,7 +1244,6 @@ CONFIG_DP83822_PHY=m
|
||||
CONFIG_DP83848_PHY=m
|
||||
# CONFIG_DP83867_PHY is not set
|
||||
# CONFIG_DP83TC811_PHY is not set
|
||||
# CONFIG_DPAA2_CONSOLE is not set
|
||||
CONFIG_DPOT_DAC=m
|
||||
# CONFIG_DPS310 is not set
|
||||
CONFIG_DPTF_POWER=m
|
||||
@ -1712,10 +1711,6 @@ CONFIG_FSI_MASTER_HUB=m
|
||||
# CONFIG_FSI_SBEFIFO is not set
|
||||
CONFIG_FSI_SCOM=m
|
||||
# CONFIG_FSL_EDMA is not set
|
||||
# CONFIG_FSL_ENETC_HW_TIMESTAMPING is not set
|
||||
# CONFIG_FSL_ENETC is not set
|
||||
# CONFIG_FSL_ENETC_PTP_CLOCK is not set
|
||||
# CONFIG_FSL_ENETC_VF is not set
|
||||
# CONFIG_FSL_PQ_MDIO is not set
|
||||
# CONFIG_FSL_QDMA is not set
|
||||
CONFIG_FS_MBCACHE=y
|
||||
@ -2262,7 +2257,6 @@ CONFIG_IMA_READ_POLICY=y
|
||||
CONFIG_IMA_WRITE_POLICY=y
|
||||
CONFIG_IMA=y
|
||||
# CONFIG_IMG_ASCII_LCD is not set
|
||||
# CONFIG_IMX_SCU_SOC is not set
|
||||
# CONFIG_INA2XX_ADC is not set
|
||||
CONFIG_INET6_AH=m
|
||||
CONFIG_INET6_ESP=m
|
||||
@ -4039,7 +4033,6 @@ CONFIG_NVDIMM_DAX=y
|
||||
CONFIG_NVDIMM_PFN=y
|
||||
CONFIG_NVME_FC=m
|
||||
# CONFIG_NVMEM_REBOOT_MODE is not set
|
||||
# CONFIG_NVMEM_SNVS_LPGPR is not set
|
||||
CONFIG_NVMEM_SYSFS=y
|
||||
CONFIG_NVME_MULTIPATH=y
|
||||
CONFIG_NVMEM=y
|
||||
|
@ -1235,7 +1235,6 @@ CONFIG_DP83822_PHY=m
|
||||
CONFIG_DP83848_PHY=m
|
||||
# CONFIG_DP83867_PHY is not set
|
||||
# CONFIG_DP83TC811_PHY is not set
|
||||
# CONFIG_DPAA2_CONSOLE is not set
|
||||
CONFIG_DPOT_DAC=m
|
||||
# CONFIG_DPS310 is not set
|
||||
CONFIG_DPTF_POWER=m
|
||||
@ -1695,10 +1694,6 @@ CONFIG_FSI_MASTER_HUB=m
|
||||
# CONFIG_FSI_SBEFIFO is not set
|
||||
CONFIG_FSI_SCOM=m
|
||||
# CONFIG_FSL_EDMA is not set
|
||||
# CONFIG_FSL_ENETC_HW_TIMESTAMPING is not set
|
||||
# CONFIG_FSL_ENETC is not set
|
||||
# CONFIG_FSL_ENETC_PTP_CLOCK is not set
|
||||
# CONFIG_FSL_ENETC_VF is not set
|
||||
# CONFIG_FSL_PQ_MDIO is not set
|
||||
# CONFIG_FSL_QDMA is not set
|
||||
CONFIG_FS_MBCACHE=y
|
||||
@ -2245,7 +2240,6 @@ CONFIG_IMA_READ_POLICY=y
|
||||
CONFIG_IMA_WRITE_POLICY=y
|
||||
CONFIG_IMA=y
|
||||
# CONFIG_IMG_ASCII_LCD is not set
|
||||
# CONFIG_IMX_SCU_SOC is not set
|
||||
# CONFIG_INA2XX_ADC is not set
|
||||
CONFIG_INET6_AH=m
|
||||
CONFIG_INET6_ESP=m
|
||||
@ -4020,7 +4014,6 @@ CONFIG_NVDIMM_DAX=y
|
||||
CONFIG_NVDIMM_PFN=y
|
||||
CONFIG_NVME_FC=m
|
||||
# CONFIG_NVMEM_REBOOT_MODE is not set
|
||||
# CONFIG_NVMEM_SNVS_LPGPR is not set
|
||||
CONFIG_NVMEM_SYSFS=y
|
||||
CONFIG_NVME_MULTIPATH=y
|
||||
CONFIG_NVMEM=y
|
||||
|
Loading…
Reference in New Issue
Block a user