9.0.1-0.9

This commit is contained in:
Jakub Jelinek 2019-02-27 18:36:39 +01:00
parent fc147e70c0
commit f790525bec
3 changed files with 22 additions and 75 deletions

View File

@ -258,7 +258,7 @@ Patch12: gcc9-pr89014.patch
Patch13: gcc9-pr89093.patch Patch13: gcc9-pr89093.patch
Patch14: gcc9-pr70341.patch Patch14: gcc9-pr70341.patch
Patch15: gcc9-pr89490.patch Patch15: gcc9-pr89490.patch
Patch16: gcc9-pr89506.patch Patch16: gcc9-pr89434.patch
Patch1000: nvptx-tools-no-ptxas.patch Patch1000: nvptx-tools-no-ptxas.patch
Patch1001: nvptx-tools-build.patch Patch1001: nvptx-tools-build.patch
@ -773,7 +773,7 @@ to NVidia PTX capable devices if available.
%patch13 -p0 -b .pr89093~ %patch13 -p0 -b .pr89093~
%patch14 -p0 -b .pr70341~ %patch14 -p0 -b .pr70341~
%patch15 -p0 -b .pr89490~ %patch15 -p0 -b .pr89490~
%patch16 -p0 -b .pr89506~ %patch16 -p0 -b .pr89434~
cd nvptx-tools-%{nvptx_tools_gitrev} cd nvptx-tools-%{nvptx_tools_gitrev}
%patch1000 -p1 -b .nvptx-tools-no-ptxas~ %patch1000 -p1 -b .nvptx-tools-no-ptxas~
@ -2984,8 +2984,6 @@ end
- improve arm and aarch64 casesi (PR target/70341) - improve arm and aarch64 casesi (PR target/70341)
- don't use section anchors block infrastructure for mergeable section - don't use section anchors block infrastructure for mergeable section
data (PR rtl-optimization/89490) data (PR rtl-optimization/89490)
- fix arm cmpsi2_addneg and subsi3_carryin_compare_const patterns
and corresponding splitters (PR target/89506)
* Thu Feb 21 2019 Jakub Jelinek <jakub@redhat.com> 9.0.1-0.7 * Thu Feb 21 2019 Jakub Jelinek <jakub@redhat.com> 9.0.1-0.7
- update from trunk - update from trunk

20
gcc9-pr89434.patch Normal file
View File

@ -0,0 +1,20 @@
2019-02-27 Jakub Jelinek <jakub@redhat.com>
PR target/89434
* config/arm/arm.md (*subsi3_carryin_compare_const): Use
trunc_int_for_mode (-INTVAL (...), SImode), just instead of
-UINTVAL (...).
--- gcc/config/arm/arm.md.jj 2019-02-25 11:32:02.914684615 +0100
+++ gcc/config/arm/arm.md 2019-02-26 14:41:41.128767480 +0100
@@ -1185,7 +1187,9 @@ (define_insn "*subsi3_carryin_compare_co
(minus:SI (plus:SI (match_dup 1)
(match_operand:SI 3 "arm_neg_immediate_operand" "L"))
(ltu:SI (reg:CC_C CC_REGNUM) (const_int 0))))]
- "TARGET_32BIT && UINTVAL (operands[2]) == -UINTVAL (operands[3])"
+ "TARGET_32BIT
+ && (INTVAL (operands[2])
+ == trunc_int_for_mode (-INTVAL (operands[3]), SImode))"
"sbcs\\t%0, %1, #%n3"
[(set_attr "conds" "set")
(set_attr "type" "adcs_imm")]

View File

@ -1,71 +0,0 @@
2019-02-26 Jakub Jelinek <jakub@redhat.com>
PR target/89506
* config/arm/arm.md (cmpsi2_addneg): Use
trunc_int_for_mode (-INTVAL (...), SImode) instead of -INTVAL (...).
(*subsi3_carryin_compare_const): Similarly, just instead of -UINTVAL.
(*compare_scc splitter): Use gen_int_mode.
(*negscc): Likewise.
* gcc.dg/pr89506.c: New test.
--- gcc/config/arm/arm.md.jj 2019-02-25 11:32:02.914684615 +0100
+++ gcc/config/arm/arm.md 2019-02-26 14:41:41.128767480 +0100
@@ -867,7 +867,9 @@ (define_insn "cmpsi2_addneg"
(set (match_operand:SI 0 "s_register_operand" "=r,r")
(plus:SI (match_dup 1)
(match_operand:SI 3 "arm_addimm_operand" "I,L")))]
- "TARGET_32BIT && INTVAL (operands[2]) == -INTVAL (operands[3])"
+ "TARGET_32BIT
+ && (INTVAL (operands[2])
+ == trunc_int_for_mode (-INTVAL (operands[3]), SImode))"
"@
adds%?\\t%0, %1, %3
subs%?\\t%0, %1, #%n3"
@@ -1185,7 +1187,9 @@ (define_insn "*subsi3_carryin_compare_co
(minus:SI (plus:SI (match_dup 1)
(match_operand:SI 3 "arm_neg_immediate_operand" "L"))
(ltu:SI (reg:CC_C CC_REGNUM) (const_int 0))))]
- "TARGET_32BIT && UINTVAL (operands[2]) == -UINTVAL (operands[3])"
+ "TARGET_32BIT
+ && (INTVAL (operands[2])
+ == trunc_int_for_mode (-INTVAL (operands[3]), SImode))"
"sbcs\\t%0, %1, #%n3"
[(set_attr "conds" "set")
(set_attr "type" "adcs_imm")]
@@ -9281,7 +9285,7 @@ (define_split
(cond_exec (ne:CC (reg:CC CC_REGNUM) (const_int 0))
(set (match_dup 0) (const_int 1)))]
{
- operands[3] = GEN_INT (-INTVAL (operands[2]));
+ operands[3] = gen_int_mode (-INTVAL (operands[2]), SImode);
})
(define_split
@@ -10061,7 +10065,8 @@ (define_insn_and_split "*negscc"
/* Emit subs\\t%0, %1, %2\;mvnne\\t%0, #0 */
if (CONST_INT_P (operands[2]))
emit_insn (gen_cmpsi2_addneg (operands[0], operands[1], operands[2],
- GEN_INT (- INTVAL (operands[2]))));
+ gen_int_mode (-INTVAL (operands[2]),
+ SImode)));
else
emit_insn (gen_subsi3_compare (operands[0], operands[1], operands[2]));
--- gcc/testsuite/gcc.dg/pr89506.c.jj 2019-02-26 14:45:29.662027068 +0100
+++ gcc/testsuite/gcc.dg/pr89506.c 2019-02-26 14:45:06.570405009 +0100
@@ -0,0 +1,14 @@
+/* PR target/89506 */
+/* { dg-do compile } */
+/* { dg-options "-Og -g -w" } */
+
+long long a;
+int c;
+
+int
+foo (long long d, short e)
+{
+ __builtin_sub_overflow (0xffffffff, c, &a);
+ e >>= ~2147483647 != (int) a;
+ return d + e;
+}