a5ebba6b54
These are various power management related changes, mainly concerning cpuidle on i.MX and OMAP, as well as a the move of the omap smartreflex driver to live in the power subsystem. -----BEGIN PGP SIGNATURE----- Version: GnuPG v1.4.11 (GNU/Linux) iQIVAwUAUA2dhWCrR//JCVInAQLuqRAA1FxxzAMTESs3/rpjnQmZUUKef4SuJwY2 GBenXFLY5PlxgcrwTbKwepapu8IWfmw171+tRrrMWvQgtBwa+SefwFCaLcRkvRrs kNAHIVI+Gqm4/m6d+WC+ymJLOZdkcTHES+40eycxcjiIElGEMtiW5/qwh060GAgC YxtjoN9BKegjsDLPZdZghO855YUV8CKEg+q5kIYW0Q3Ci0POGvOhgvbI61K5w8z7 fTdbFRDRBqy0BEx9noKTu8XIB/inwlyUY7N3bAv494TsU48kxMIb95FdSGiY/0yV 1883wCacBYBNemWRvWBHNilSsDcuDmM3yNvdwi3JvQnzFBPc8uyze9wbPFOW4aQd Vhf+g8hjuHkw1xreWpO+nREysOjiiSzRUci2nT6aAQTcpWCacVTJ5sW7KOQ63nrH OQpe/fvm/qT8FKPDh/lcrqIUKrHfeFjZx7XlYjw7j0ZL+99mIpwuOql18mQee9G5 OV6c0rfgeTnGLdc1kOlLPElkXe7SQ/GJK1JI1mA5BNYJlVKx+o0qVlcnRzY6bWaP dmSIA+9Bs/fglvmAQHT3u68zn5KfoTbnJWb0v5PQJfitEBdlugKG8nF9mVRIX70X EygOta8vApF9N20WhE2TLLaDhlrOmd4bOtRVdoO8pDVN/hsWIylnEu952ZBSZg3U 9wF0Ydy2LP4= =tgT5 -----END PGP SIGNATURE----- Merge tag 'pm' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/arm-soc Pull arm-soc power management changes from Arnd Bergmann: "These are various power management related changes, mainly concerning cpuidle on i.MX and OMAP, as well as a the move of the omap smartreflex driver to live in the power subsystem." Fix up conflicts in arch/arm/mach-{imx/mach-imx6q.c,omap2/prm2xxx_3xxx.h} * tag 'pm' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/arm-soc: (37 commits) ARM: OMAP2+: PM: fix IRQ_NOAUTOEN removal by mis-merge ARM: OMAP2+: do not allow SmartReflex to be built as a module ARM: OMAP2: Use hwmod to initialize mmc for 2420 ARM: OMAP3: PM: cpuidle: optimize the clkdm idle latency in C1 state ARM: OMAP3: PM: cpuidle: optimize the PER latency in C1 state ARM: OMAP3: PM: cpuidle: default to C1 in next_valid_state ARM: OMAP3: PM: cleanup cam_pwrdm leftovers ARM: OMAP3: PM: call pre/post transition per powerdomain ARM: OMAP2+: powerdomain: allow pre/post transtion to be per pwrdm ARM: OMAP3: PM: Remove IO Daisychain control from cpuidle ARM: OMAP3PLUS: hwmod: reconfigure IO Daisychain during hwmod mux ARM: OMAP3+: PRM: Enable IO wake up ARM: OMAP4: PRM: Add IO Daisychain support ARM: OMAP3: PM: Move IO Daisychain function to omap3 prm file ARM: OMAP3: PM: correct enable/disable of daisy io chain ARM: OMAP2+: PRM: fix compile for OMAP4-only build W1: OMAP HDQ1W: use runtime PM ARM: OMAP2+: HDQ1W: use omap_device W1: OMAP HDQ1W: use 32-bit register accesses W1: OMAP HDQ1W: allow driver to be built on all OMAP2+ ...
273 lines
7.5 KiB
C
273 lines
7.5 KiB
C
/*
|
|
* Copyright (C) 2011 Freescale Semiconductor, Inc. All Rights Reserved.
|
|
*/
|
|
|
|
/*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
|
|
* You should have received a copy of the GNU General Public License along
|
|
* with this program; if not, write to the Free Software Foundation, Inc.,
|
|
* 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
|
|
*/
|
|
|
|
#include <linux/init.h>
|
|
#include <linux/clk.h>
|
|
#include <linux/delay.h>
|
|
#include <linux/gpio.h>
|
|
#include <linux/smsc911x.h>
|
|
#include <linux/regulator/machine.h>
|
|
#include <linux/regulator/fixed.h>
|
|
|
|
#include <mach/common.h>
|
|
#include <mach/hardware.h>
|
|
#include <mach/iomux-mx53.h>
|
|
|
|
#include <asm/mach-types.h>
|
|
#include <asm/mach/arch.h>
|
|
#include <asm/mach/time.h>
|
|
|
|
#include "devices-imx53.h"
|
|
|
|
#define ARD_ETHERNET_INT_B IMX_GPIO_NR(2, 31)
|
|
#define ARD_SD1_CD IMX_GPIO_NR(1, 1)
|
|
#define ARD_SD1_WP IMX_GPIO_NR(1, 9)
|
|
#define ARD_I2CPORTEXP_B IMX_GPIO_NR(2, 3)
|
|
#define ARD_VOLUMEDOWN IMX_GPIO_NR(4, 0)
|
|
#define ARD_HOME IMX_GPIO_NR(5, 10)
|
|
#define ARD_BACK IMX_GPIO_NR(5, 11)
|
|
#define ARD_PROG IMX_GPIO_NR(5, 12)
|
|
#define ARD_VOLUMEUP IMX_GPIO_NR(5, 13)
|
|
|
|
static iomux_v3_cfg_t mx53_ard_pads[] = {
|
|
/* UART1 */
|
|
MX53_PAD_PATA_DIOW__UART1_TXD_MUX,
|
|
MX53_PAD_PATA_DMACK__UART1_RXD_MUX,
|
|
/* WEIM for CS1 */
|
|
MX53_PAD_EIM_EB3__GPIO2_31, /* ETHERNET_INT_B */
|
|
MX53_PAD_EIM_D16__EMI_WEIM_D_16,
|
|
MX53_PAD_EIM_D17__EMI_WEIM_D_17,
|
|
MX53_PAD_EIM_D18__EMI_WEIM_D_18,
|
|
MX53_PAD_EIM_D19__EMI_WEIM_D_19,
|
|
MX53_PAD_EIM_D20__EMI_WEIM_D_20,
|
|
MX53_PAD_EIM_D21__EMI_WEIM_D_21,
|
|
MX53_PAD_EIM_D22__EMI_WEIM_D_22,
|
|
MX53_PAD_EIM_D23__EMI_WEIM_D_23,
|
|
MX53_PAD_EIM_D24__EMI_WEIM_D_24,
|
|
MX53_PAD_EIM_D25__EMI_WEIM_D_25,
|
|
MX53_PAD_EIM_D26__EMI_WEIM_D_26,
|
|
MX53_PAD_EIM_D27__EMI_WEIM_D_27,
|
|
MX53_PAD_EIM_D28__EMI_WEIM_D_28,
|
|
MX53_PAD_EIM_D29__EMI_WEIM_D_29,
|
|
MX53_PAD_EIM_D30__EMI_WEIM_D_30,
|
|
MX53_PAD_EIM_D31__EMI_WEIM_D_31,
|
|
MX53_PAD_EIM_DA0__EMI_NAND_WEIM_DA_0,
|
|
MX53_PAD_EIM_DA1__EMI_NAND_WEIM_DA_1,
|
|
MX53_PAD_EIM_DA2__EMI_NAND_WEIM_DA_2,
|
|
MX53_PAD_EIM_DA3__EMI_NAND_WEIM_DA_3,
|
|
MX53_PAD_EIM_DA4__EMI_NAND_WEIM_DA_4,
|
|
MX53_PAD_EIM_DA5__EMI_NAND_WEIM_DA_5,
|
|
MX53_PAD_EIM_DA6__EMI_NAND_WEIM_DA_6,
|
|
MX53_PAD_EIM_OE__EMI_WEIM_OE,
|
|
MX53_PAD_EIM_RW__EMI_WEIM_RW,
|
|
MX53_PAD_EIM_CS1__EMI_WEIM_CS_1,
|
|
/* SDHC1 */
|
|
MX53_PAD_SD1_CMD__ESDHC1_CMD,
|
|
MX53_PAD_SD1_CLK__ESDHC1_CLK,
|
|
MX53_PAD_SD1_DATA0__ESDHC1_DAT0,
|
|
MX53_PAD_SD1_DATA1__ESDHC1_DAT1,
|
|
MX53_PAD_SD1_DATA2__ESDHC1_DAT2,
|
|
MX53_PAD_SD1_DATA3__ESDHC1_DAT3,
|
|
MX53_PAD_PATA_DATA8__ESDHC1_DAT4,
|
|
MX53_PAD_PATA_DATA9__ESDHC1_DAT5,
|
|
MX53_PAD_PATA_DATA10__ESDHC1_DAT6,
|
|
MX53_PAD_PATA_DATA11__ESDHC1_DAT7,
|
|
MX53_PAD_GPIO_1__GPIO1_1,
|
|
MX53_PAD_GPIO_9__GPIO1_9,
|
|
/* I2C2 */
|
|
MX53_PAD_EIM_EB2__I2C2_SCL,
|
|
MX53_PAD_KEY_ROW3__I2C2_SDA,
|
|
/* I2C3 */
|
|
MX53_PAD_GPIO_3__I2C3_SCL,
|
|
MX53_PAD_GPIO_16__I2C3_SDA,
|
|
/* GPIO */
|
|
MX53_PAD_DISP0_DAT16__GPIO5_10, /* home */
|
|
MX53_PAD_DISP0_DAT17__GPIO5_11, /* back */
|
|
MX53_PAD_DISP0_DAT18__GPIO5_12, /* prog */
|
|
MX53_PAD_DISP0_DAT19__GPIO5_13, /* vol up */
|
|
MX53_PAD_GPIO_10__GPIO4_0, /* vol down */
|
|
};
|
|
|
|
#define GPIO_BUTTON(gpio_num, ev_code, act_low, descr, wake) \
|
|
{ \
|
|
.gpio = gpio_num, \
|
|
.type = EV_KEY, \
|
|
.code = ev_code, \
|
|
.active_low = act_low, \
|
|
.desc = "btn " descr, \
|
|
.wakeup = wake, \
|
|
}
|
|
|
|
static struct gpio_keys_button ard_buttons[] = {
|
|
GPIO_BUTTON(ARD_HOME, KEY_HOME, 1, "home", 0),
|
|
GPIO_BUTTON(ARD_BACK, KEY_BACK, 1, "back", 0),
|
|
GPIO_BUTTON(ARD_PROG, KEY_PROGRAM, 1, "program", 0),
|
|
GPIO_BUTTON(ARD_VOLUMEUP, KEY_VOLUMEUP, 1, "volume-up", 0),
|
|
GPIO_BUTTON(ARD_VOLUMEDOWN, KEY_VOLUMEDOWN, 1, "volume-down", 0),
|
|
};
|
|
|
|
static const struct gpio_keys_platform_data ard_button_data __initconst = {
|
|
.buttons = ard_buttons,
|
|
.nbuttons = ARRAY_SIZE(ard_buttons),
|
|
};
|
|
|
|
static struct resource ard_smsc911x_resources[] = {
|
|
{
|
|
.start = MX53_CS1_64MB_BASE_ADDR,
|
|
.end = MX53_CS1_64MB_BASE_ADDR + SZ_32M - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
{
|
|
/* irq number is run-time assigned */
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
struct smsc911x_platform_config ard_smsc911x_config = {
|
|
.irq_polarity = SMSC911X_IRQ_POLARITY_ACTIVE_LOW,
|
|
.irq_type = SMSC911X_IRQ_TYPE_PUSH_PULL,
|
|
.flags = SMSC911X_USE_32BIT,
|
|
};
|
|
|
|
static struct platform_device ard_smsc_lan9220_device = {
|
|
.name = "smsc911x",
|
|
.id = -1,
|
|
.num_resources = ARRAY_SIZE(ard_smsc911x_resources),
|
|
.resource = ard_smsc911x_resources,
|
|
.dev = {
|
|
.platform_data = &ard_smsc911x_config,
|
|
},
|
|
};
|
|
|
|
static const struct esdhc_platform_data mx53_ard_sd1_data __initconst = {
|
|
.cd_gpio = ARD_SD1_CD,
|
|
.wp_gpio = ARD_SD1_WP,
|
|
};
|
|
|
|
static struct imxi2c_platform_data mx53_ard_i2c2_data = {
|
|
.bitrate = 50000,
|
|
};
|
|
|
|
static struct imxi2c_platform_data mx53_ard_i2c3_data = {
|
|
.bitrate = 400000,
|
|
};
|
|
|
|
static void __init mx53_ard_io_init(void)
|
|
{
|
|
gpio_request(ARD_ETHERNET_INT_B, "eth-int-b");
|
|
gpio_direction_input(ARD_ETHERNET_INT_B);
|
|
|
|
gpio_request(ARD_I2CPORTEXP_B, "i2cptexp-rst");
|
|
gpio_direction_output(ARD_I2CPORTEXP_B, 1);
|
|
}
|
|
|
|
/* Config CS1 settings for ethernet controller */
|
|
static int weim_cs_config(void)
|
|
{
|
|
u32 reg;
|
|
void __iomem *weim_base, *iomuxc_base;
|
|
|
|
weim_base = ioremap(MX53_WEIM_BASE_ADDR, SZ_4K);
|
|
if (!weim_base)
|
|
return -ENOMEM;
|
|
|
|
iomuxc_base = ioremap(MX53_IOMUXC_BASE_ADDR, SZ_4K);
|
|
if (!iomuxc_base) {
|
|
iounmap(weim_base);
|
|
return -ENOMEM;
|
|
}
|
|
|
|
/* CS1 timings for LAN9220 */
|
|
writel(0x20001, (weim_base + 0x18));
|
|
writel(0x0, (weim_base + 0x1C));
|
|
writel(0x16000202, (weim_base + 0x20));
|
|
writel(0x00000002, (weim_base + 0x24));
|
|
writel(0x16002082, (weim_base + 0x28));
|
|
writel(0x00000000, (weim_base + 0x2C));
|
|
writel(0x00000000, (weim_base + 0x90));
|
|
|
|
/* specify 64 MB on CS1 and CS0 on GPR1 */
|
|
reg = readl(iomuxc_base + 0x4);
|
|
reg &= ~0x3F;
|
|
reg |= 0x1B;
|
|
writel(reg, (iomuxc_base + 0x4));
|
|
|
|
iounmap(iomuxc_base);
|
|
iounmap(weim_base);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static struct regulator_consumer_supply dummy_supplies[] = {
|
|
REGULATOR_SUPPLY("vdd33a", "smsc911x"),
|
|
REGULATOR_SUPPLY("vddvario", "smsc911x"),
|
|
};
|
|
|
|
void __init imx53_ard_common_init(void)
|
|
{
|
|
mxc_iomux_v3_setup_multiple_pads(mx53_ard_pads,
|
|
ARRAY_SIZE(mx53_ard_pads));
|
|
weim_cs_config();
|
|
}
|
|
|
|
static struct platform_device *devices[] __initdata = {
|
|
&ard_smsc_lan9220_device,
|
|
};
|
|
|
|
static void __init mx53_ard_board_init(void)
|
|
{
|
|
imx53_soc_init();
|
|
imx53_add_imx_uart(0, NULL);
|
|
|
|
imx53_ard_common_init();
|
|
mx53_ard_io_init();
|
|
regulator_register_fixed(0, dummy_supplies, ARRAY_SIZE(dummy_supplies));
|
|
ard_smsc911x_resources[1].start = gpio_to_irq(ARD_ETHERNET_INT_B);
|
|
ard_smsc911x_resources[1].end = gpio_to_irq(ARD_ETHERNET_INT_B);
|
|
platform_add_devices(devices, ARRAY_SIZE(devices));
|
|
|
|
imx53_add_sdhci_esdhc_imx(0, &mx53_ard_sd1_data);
|
|
imx53_add_imx2_wdt(0);
|
|
imx53_add_imx_i2c(1, &mx53_ard_i2c2_data);
|
|
imx53_add_imx_i2c(2, &mx53_ard_i2c3_data);
|
|
imx_add_gpio_keys(&ard_button_data);
|
|
imx53_add_ahci_imx();
|
|
}
|
|
|
|
static void __init mx53_ard_timer_init(void)
|
|
{
|
|
mx53_clocks_init(32768, 24000000, 22579200, 0);
|
|
}
|
|
|
|
static struct sys_timer mx53_ard_timer = {
|
|
.init = mx53_ard_timer_init,
|
|
};
|
|
|
|
MACHINE_START(MX53_ARD, "Freescale MX53 ARD Board")
|
|
.map_io = mx53_map_io,
|
|
.init_early = imx53_init_early,
|
|
.init_irq = mx53_init_irq,
|
|
.handle_irq = imx53_handle_irq,
|
|
.timer = &mx53_ard_timer,
|
|
.init_machine = mx53_ard_board_init,
|
|
.init_late = imx53_init_late,
|
|
.restart = mxc_restart,
|
|
MACHINE_END
|