7f386ac327
Create general kernel debugger cache flushing for MN10300 and get rid of the old stuff that gdbstub was using. Signed-off-by: David Howells <dhowells@redhat.com>
277 lines
7.8 KiB
ArmAsm
277 lines
7.8 KiB
ArmAsm
/* MN10300 CPU core caching routines
|
|
*
|
|
* Copyright (C) 2007 Red Hat, Inc. All Rights Reserved.
|
|
* Written by David Howells (dhowells@redhat.com)
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public Licence
|
|
* as published by the Free Software Foundation; either version
|
|
* 2 of the Licence, or (at your option) any later version.
|
|
*/
|
|
#include <linux/sys.h>
|
|
#include <linux/linkage.h>
|
|
#include <asm/smp.h>
|
|
#include <asm/page.h>
|
|
#include <asm/cache.h>
|
|
#include <asm/irqflags.h>
|
|
#include <asm/cacheflush.h>
|
|
#include "cache.inc"
|
|
|
|
#define mn10300_local_dcache_inv_range_intr_interval \
|
|
+((1 << MN10300_DCACHE_INV_RANGE_INTR_LOG2_INTERVAL) - 1)
|
|
|
|
#if mn10300_local_dcache_inv_range_intr_interval > 0xff
|
|
#error MN10300_DCACHE_INV_RANGE_INTR_LOG2_INTERVAL must be 8 or less
|
|
#endif
|
|
|
|
.am33_2
|
|
|
|
.globl mn10300_local_icache_inv_page
|
|
.globl mn10300_local_icache_inv_range
|
|
.globl mn10300_local_icache_inv_range2
|
|
|
|
mn10300_local_icache_inv_page = mn10300_local_icache_inv
|
|
mn10300_local_icache_inv_range = mn10300_local_icache_inv
|
|
mn10300_local_icache_inv_range2 = mn10300_local_icache_inv
|
|
|
|
#ifndef CONFIG_SMP
|
|
.globl mn10300_icache_inv
|
|
.globl mn10300_icache_inv_page
|
|
.globl mn10300_icache_inv_range
|
|
.globl mn10300_icache_inv_range2
|
|
.globl mn10300_dcache_inv
|
|
.globl mn10300_dcache_inv_page
|
|
.globl mn10300_dcache_inv_range
|
|
.globl mn10300_dcache_inv_range2
|
|
|
|
mn10300_icache_inv = mn10300_local_icache_inv
|
|
mn10300_icache_inv_page = mn10300_local_icache_inv_page
|
|
mn10300_icache_inv_range = mn10300_local_icache_inv_range
|
|
mn10300_icache_inv_range2 = mn10300_local_icache_inv_range2
|
|
mn10300_dcache_inv = mn10300_local_dcache_inv
|
|
mn10300_dcache_inv_page = mn10300_local_dcache_inv_page
|
|
mn10300_dcache_inv_range = mn10300_local_dcache_inv_range
|
|
mn10300_dcache_inv_range2 = mn10300_local_dcache_inv_range2
|
|
|
|
#endif /* !CONFIG_SMP */
|
|
|
|
###############################################################################
|
|
#
|
|
# void mn10300_local_icache_inv(void)
|
|
# Invalidate the entire icache
|
|
#
|
|
###############################################################################
|
|
ALIGN
|
|
.globl mn10300_local_icache_inv
|
|
.type mn10300_local_icache_inv,@function
|
|
mn10300_local_icache_inv:
|
|
mov CHCTR,a0
|
|
|
|
movhu (a0),d0
|
|
btst CHCTR_ICEN,d0
|
|
beq mn10300_local_icache_inv_end
|
|
|
|
invalidate_icache 1
|
|
|
|
mn10300_local_icache_inv_end:
|
|
ret [],0
|
|
.size mn10300_local_icache_inv,.-mn10300_local_icache_inv
|
|
|
|
###############################################################################
|
|
#
|
|
# void mn10300_local_dcache_inv(void)
|
|
# Invalidate the entire dcache
|
|
#
|
|
###############################################################################
|
|
ALIGN
|
|
.globl mn10300_local_dcache_inv
|
|
.type mn10300_local_dcache_inv,@function
|
|
mn10300_local_dcache_inv:
|
|
mov CHCTR,a0
|
|
|
|
movhu (a0),d0
|
|
btst CHCTR_DCEN,d0
|
|
beq mn10300_local_dcache_inv_end
|
|
|
|
invalidate_dcache 1
|
|
|
|
mn10300_local_dcache_inv_end:
|
|
ret [],0
|
|
.size mn10300_local_dcache_inv,.-mn10300_local_dcache_inv
|
|
|
|
###############################################################################
|
|
#
|
|
# void mn10300_local_dcache_inv_range(unsigned long start, unsigned long end)
|
|
# void mn10300_local_dcache_inv_range2(unsigned long start, unsigned long size)
|
|
# void mn10300_local_dcache_inv_page(unsigned long start)
|
|
# Invalidate a range of addresses on a page in the dcache
|
|
#
|
|
###############################################################################
|
|
ALIGN
|
|
.globl mn10300_local_dcache_inv_page
|
|
.globl mn10300_local_dcache_inv_range
|
|
.globl mn10300_local_dcache_inv_range2
|
|
.type mn10300_local_dcache_inv_page,@function
|
|
.type mn10300_local_dcache_inv_range,@function
|
|
.type mn10300_local_dcache_inv_range2,@function
|
|
mn10300_local_dcache_inv_page:
|
|
and ~(PAGE_SIZE-1),d0
|
|
mov PAGE_SIZE,d1
|
|
mn10300_local_dcache_inv_range2:
|
|
add d0,d1
|
|
mn10300_local_dcache_inv_range:
|
|
# If we are in writeback mode we check the start and end alignments,
|
|
# and if they're not cacheline-aligned, we must flush any bits outside
|
|
# the range that share cachelines with stuff inside the range
|
|
#ifdef CONFIG_MN10300_CACHE_WBACK
|
|
btst ~L1_CACHE_TAG_MASK,d0
|
|
bne 1f
|
|
btst ~L1_CACHE_TAG_MASK,d1
|
|
beq 2f
|
|
1:
|
|
bra mn10300_local_dcache_flush_inv_range
|
|
2:
|
|
#endif /* CONFIG_MN10300_CACHE_WBACK */
|
|
|
|
movm [d2,d3,a2],(sp)
|
|
|
|
mov CHCTR,a2
|
|
movhu (a2),d2
|
|
btst CHCTR_DCEN,d2
|
|
beq mn10300_local_dcache_inv_range_end
|
|
|
|
#ifndef CONFIG_MN10300_CACHE_WBACK
|
|
and L1_CACHE_TAG_MASK,d0 # round start addr down
|
|
|
|
add L1_CACHE_BYTES,d1 # round end addr up
|
|
and L1_CACHE_TAG_MASK,d1
|
|
#endif /* !CONFIG_MN10300_CACHE_WBACK */
|
|
mov d0,a1
|
|
|
|
clr d2 # we're going to clear tag RAM
|
|
# entries
|
|
|
|
# read the tags from the tag RAM, and if they indicate a valid dirty
|
|
# cache line then invalidate that line
|
|
mov DCACHE_TAG(0,0),a0
|
|
mov a1,d0
|
|
and L1_CACHE_TAG_ENTRY,d0
|
|
add d0,a0 # starting dcache tag RAM
|
|
# access address
|
|
|
|
sub a1,d1
|
|
lsr L1_CACHE_SHIFT,d1 # total number of entries to
|
|
# examine
|
|
|
|
and ~(L1_CACHE_DISPARITY-1),a1 # determine comparator base
|
|
|
|
mn10300_local_dcache_inv_range_outer_loop:
|
|
LOCAL_CLI_SAVE(d3)
|
|
|
|
# disable the dcache
|
|
movhu (a2),d0
|
|
and ~CHCTR_DCEN,d0
|
|
movhu d0,(a2)
|
|
|
|
# and wait for it to calm down
|
|
setlb
|
|
movhu (a2),d0
|
|
btst CHCTR_DCBUSY,d0
|
|
lne
|
|
|
|
mn10300_local_dcache_inv_range_loop:
|
|
|
|
# process the way 0 slot
|
|
mov (L1_CACHE_WAYDISP*0,a0),d0 # read the tag in the way 0 slot
|
|
btst L1_CACHE_TAG_VALID,d0
|
|
beq mn10300_local_dcache_inv_range_skip_0 # jump if this cacheline
|
|
# is not valid
|
|
|
|
xor a1,d0
|
|
lsr 12,d0
|
|
bne mn10300_local_dcache_inv_range_skip_0 # jump if not this cacheline
|
|
|
|
mov d2,(L1_CACHE_WAYDISP*0,a0) # kill the tag
|
|
|
|
mn10300_local_dcache_inv_range_skip_0:
|
|
|
|
# process the way 1 slot
|
|
mov (L1_CACHE_WAYDISP*1,a0),d0 # read the tag in the way 1 slot
|
|
btst L1_CACHE_TAG_VALID,d0
|
|
beq mn10300_local_dcache_inv_range_skip_1 # jump if this cacheline
|
|
# is not valid
|
|
|
|
xor a1,d0
|
|
lsr 12,d0
|
|
bne mn10300_local_dcache_inv_range_skip_1 # jump if not this cacheline
|
|
|
|
mov d2,(L1_CACHE_WAYDISP*1,a0) # kill the tag
|
|
|
|
mn10300_local_dcache_inv_range_skip_1:
|
|
|
|
# process the way 2 slot
|
|
mov (L1_CACHE_WAYDISP*2,a0),d0 # read the tag in the way 2 slot
|
|
btst L1_CACHE_TAG_VALID,d0
|
|
beq mn10300_local_dcache_inv_range_skip_2 # jump if this cacheline
|
|
# is not valid
|
|
|
|
xor a1,d0
|
|
lsr 12,d0
|
|
bne mn10300_local_dcache_inv_range_skip_2 # jump if not this cacheline
|
|
|
|
mov d2,(L1_CACHE_WAYDISP*2,a0) # kill the tag
|
|
|
|
mn10300_local_dcache_inv_range_skip_2:
|
|
|
|
# process the way 3 slot
|
|
mov (L1_CACHE_WAYDISP*3,a0),d0 # read the tag in the way 3 slot
|
|
btst L1_CACHE_TAG_VALID,d0
|
|
beq mn10300_local_dcache_inv_range_skip_3 # jump if this cacheline
|
|
# is not valid
|
|
|
|
xor a1,d0
|
|
lsr 12,d0
|
|
bne mn10300_local_dcache_inv_range_skip_3 # jump if not this cacheline
|
|
|
|
mov d2,(L1_CACHE_WAYDISP*3,a0) # kill the tag
|
|
|
|
mn10300_local_dcache_inv_range_skip_3:
|
|
|
|
# approx every N steps we re-enable the cache and see if there are any
|
|
# interrupts to be processed
|
|
# we also break out if we've reached the end of the loop
|
|
# (the bottom nibble of the count is zero in both cases)
|
|
add L1_CACHE_BYTES,a0
|
|
add L1_CACHE_BYTES,a1
|
|
and ~L1_CACHE_WAYDISP,a0
|
|
add -1,d1
|
|
btst mn10300_local_dcache_inv_range_intr_interval,d1
|
|
bne mn10300_local_dcache_inv_range_loop
|
|
|
|
# wait for the cache to finish what it's doing
|
|
setlb
|
|
movhu (a2),d0
|
|
btst CHCTR_DCBUSY,d0
|
|
lne
|
|
|
|
# and reenable it
|
|
or CHCTR_DCEN,d0
|
|
movhu d0,(a2)
|
|
movhu (a2),d0
|
|
|
|
# re-enable interrupts
|
|
# - we don't bother with delay NOPs as we'll have enough instructions
|
|
# before we disable interrupts again to give the interrupts a chance
|
|
# to happen
|
|
LOCAL_IRQ_RESTORE(d3)
|
|
|
|
# go around again if the counter hasn't yet reached zero
|
|
add 0,d1
|
|
bne mn10300_local_dcache_inv_range_outer_loop
|
|
|
|
mn10300_local_dcache_inv_range_end:
|
|
ret [d2,d3,a2],12
|
|
.size mn10300_local_dcache_inv_page,.-mn10300_local_dcache_inv_page
|
|
.size mn10300_local_dcache_inv_range,.-mn10300_local_dcache_inv_range
|
|
.size mn10300_local_dcache_inv_range2,.-mn10300_local_dcache_inv_range2
|