446bc1ffe4
Add support for vmpic-msi nodes to the fsl_msi driver. The MSI is virtualized by the hypervisor, so the vmpic-msi does not contain a 'reg' property. Instead, the driver uses hcalls. Add support for the "msi-address-64" property to the fsl_pci driver. The Freescale hypervisor typically puts the virtualized MSIIR register in the page after the end of DDR, so we extend the DDR ATMU to cover it. Any other location for MSIIR is not supported, for now. Signed-off-by: Timur Tabi <timur@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
47 lines
1.1 KiB
C
47 lines
1.1 KiB
C
/*
|
|
* Copyright (C) 2007-2008 Freescale Semiconductor, Inc. All rights reserved.
|
|
*
|
|
* Author: Tony Li <tony.li@freescale.com>
|
|
* Jason Jin <Jason.jin@freescale.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License
|
|
* as published by the Free Software Foundation; version 2 of the
|
|
* License.
|
|
*
|
|
*/
|
|
#ifndef _POWERPC_SYSDEV_FSL_MSI_H
|
|
#define _POWERPC_SYSDEV_FSL_MSI_H
|
|
|
|
#include <linux/of.h>
|
|
#include <asm/msi_bitmap.h>
|
|
|
|
#define NR_MSI_REG 8
|
|
#define IRQS_PER_MSI_REG 32
|
|
#define NR_MSI_IRQS (NR_MSI_REG * IRQS_PER_MSI_REG)
|
|
|
|
#define FSL_PIC_IP_MASK 0x0000000F
|
|
#define FSL_PIC_IP_MPIC 0x00000001
|
|
#define FSL_PIC_IP_IPIC 0x00000002
|
|
#define FSL_PIC_IP_VMPIC 0x00000003
|
|
|
|
struct fsl_msi {
|
|
struct irq_host *irqhost;
|
|
|
|
unsigned long cascade_irq;
|
|
|
|
u32 msiir_offset; /* Offset of MSIIR, relative to start of CCSR */
|
|
void __iomem *msi_regs;
|
|
u32 feature;
|
|
int msi_virqs[NR_MSI_REG];
|
|
|
|
struct msi_bitmap bitmap;
|
|
|
|
struct list_head list; /* support multiple MSI banks */
|
|
|
|
phandle phandle;
|
|
};
|
|
|
|
#endif /* _POWERPC_SYSDEV_FSL_MSI_H */
|
|
|