14b3466161
Currently, we set the class bit in kernel SLB entries, and clear it on user SLB entries. On POWER5, ERAT entries created in real mode have the class bit clear. So to avoid flushing kernel ERAT entries on each context switch, this patch inverts our usage of the class bit, setting it on user SLB entries and clearing it on kernel SLB entries. Booted on POWER5 and G5. Signed-off-by: David Gibson <dwg@au1.ibm.com> Signed-off-by: Paul Mackerras <paulus@samba.org> |
||
---|---|---|
.. | ||
fault.c | ||
hash_low.S | ||
hash_native.c | ||
hash_utils.c | ||
hugetlbpage.c | ||
imalloc.c | ||
init.c | ||
Makefile | ||
mmap.c | ||
numa.c | ||
slb_low.S | ||
slb.c | ||
stab.c | ||
tlb.c |