43a348ea53
As we have one to three pinctrl-single instances for each SoC it is a bit confusing to configure the padconf register offset from the base of the padconf register base. Let's add macros that allow using the physical address of the padconf register directly, or in most cases, just the last 16-bits of the address as they are shown in the documentation. Note that most documentation shows two padconf registers for each 32-bit address, so adding 2 to the documentation address is needed for the second padconf register as we treat them as 16-bit registers for omap3+. For example, omap36xx documentation shows sdmmc2_clk at 0x48002158, so we can just use the last 16-bits of that value: pinctrl-single,pins = < OMAP3_CORE1_IOPAD(0x2158, PIN_INPUT_PULLUP | MUX_MODE0) ... >; And we don't need to separately calculate the offset from the 0x2030 base: pinctrl-single,pins = < 0x128 (PIN_INPUT_PULLUP | MUX_MODE0) ... >; Naturally both ways of defining the registers can be used, and I'm not saying we should replace all the existing defines. But it may be handy to use these macros for new entries and when doing other related .dts file clean-up. Signed-off-by: Laurent Pinchart <laurent.pinchart@ideasonboard.com> [tony@atomide.com: updated for 3430 vs 3630 core2 range] Signed-off-by: Tony Lindgren <tony@atomide.com>
74 lines
2.5 KiB
C
74 lines
2.5 KiB
C
/*
|
|
* This header provides constants for OMAP pinctrl bindings.
|
|
*
|
|
* Copyright (C) 2009 Nokia
|
|
* Copyright (C) 2009-2010 Texas Instruments
|
|
*/
|
|
|
|
#ifndef _DT_BINDINGS_PINCTRL_OMAP_H
|
|
#define _DT_BINDINGS_PINCTRL_OMAP_H
|
|
|
|
/* 34xx mux mode options for each pin. See TRM for options */
|
|
#define MUX_MODE0 0
|
|
#define MUX_MODE1 1
|
|
#define MUX_MODE2 2
|
|
#define MUX_MODE3 3
|
|
#define MUX_MODE4 4
|
|
#define MUX_MODE5 5
|
|
#define MUX_MODE6 6
|
|
#define MUX_MODE7 7
|
|
|
|
/* 24xx/34xx mux bit defines */
|
|
#define PULL_ENA (1 << 3)
|
|
#define PULL_UP (1 << 4)
|
|
#define ALTELECTRICALSEL (1 << 5)
|
|
|
|
/* omap3/4/5 specific mux bit defines */
|
|
#define INPUT_EN (1 << 8)
|
|
#define OFF_EN (1 << 9)
|
|
#define OFFOUT_EN (1 << 10)
|
|
#define OFFOUT_VAL (1 << 11)
|
|
#define OFF_PULL_EN (1 << 12)
|
|
#define OFF_PULL_UP (1 << 13)
|
|
#define WAKEUP_EN (1 << 14)
|
|
#define WAKEUP_EVENT (1 << 15)
|
|
|
|
/* Active pin states */
|
|
#define PIN_OUTPUT 0
|
|
#define PIN_OUTPUT_PULLUP (PIN_OUTPUT | PULL_ENA | PULL_UP)
|
|
#define PIN_OUTPUT_PULLDOWN (PIN_OUTPUT | PULL_ENA)
|
|
#define PIN_INPUT INPUT_EN
|
|
#define PIN_INPUT_PULLUP (PULL_ENA | INPUT_EN | PULL_UP)
|
|
#define PIN_INPUT_PULLDOWN (PULL_ENA | INPUT_EN)
|
|
|
|
/* Off mode states */
|
|
#define PIN_OFF_NONE 0
|
|
#define PIN_OFF_OUTPUT_HIGH (OFF_EN | OFFOUT_EN | OFFOUT_VAL)
|
|
#define PIN_OFF_OUTPUT_LOW (OFF_EN | OFFOUT_EN)
|
|
#define PIN_OFF_INPUT_PULLUP (OFF_EN | OFF_PULL_EN | OFF_PULL_UP)
|
|
#define PIN_OFF_INPUT_PULLDOWN (OFF_EN | OFF_PULL_EN)
|
|
#define PIN_OFF_WAKEUPENABLE WAKEUP_EN
|
|
|
|
/*
|
|
* Macros to allow using the absolute physical address instead of the
|
|
* padconf registers instead of the offset from padconf base.
|
|
*/
|
|
#define OMAP_IOPAD_OFFSET(pa, offset) (((pa) & 0xffff) - (offset))
|
|
|
|
#define OMAP2420_CORE_IOPAD(pa, val) OMAP_IOPAD_OFFSET((pa), 0x0030) (val)
|
|
#define OMAP2430_CORE_IOPAD(pa, val) OMAP_IOPAD_OFFSET((pa), 0x2030) (val)
|
|
#define OMAP3_CORE1_IOPAD(pa, val) OMAP_IOPAD_OFFSET((pa), 0x2030) (val)
|
|
#define OMAP3430_CORE2_IOPAD(pa, val) OMAP_IOPAD_OFFSET((pa), 0x25d8) (val)
|
|
#define OMAP3630_CORE2_IOPAD(pa, val) OMAP_IOPAD_OFFSET((pa), 0x25a0) (val)
|
|
#define OMAP3_WKUP_IOPAD(pa, val) OMAP_IOPAD_OFFSET((pa), 0x2a00) (val)
|
|
#define AM33XX_IOPAD(pa, val) OMAP_IOPAD_OFFSET((pa), 0x0800) (val)
|
|
#define OMAP4_CORE_IOPAD(pa, val) OMAP_IOPAD_OFFSET((pa), 0x0040) (val)
|
|
#define OMAP4_WKUP_IOPAD(pa, val) OMAP_IOPAD_OFFSET((pa), 0xe040) (val)
|
|
#define AM4372_IOPAD(pa, val) OMAP_IOPAD_OFFSET((pa), 0x0800) (val)
|
|
#define OMAP5_CORE_IOPAD(pa, val) OMAP_IOPAD_OFFSET((pa), 0x2840) (val)
|
|
#define OMAP5_WKUP_IOPAD(pa, val) OMAP_IOPAD_OFFSET((pa), 0xc840) (val)
|
|
#define DRA7XX_CORE_IOPAD(pa, val) OMAP_IOPAD_OFFSET((pa), 0x3400) (val)
|
|
|
|
#endif
|
|
|