5e123b844a
Add tsi108/9 on chip Ethernet controller driver support. The driver code collects the feedback of previous posting form the mailing list and gives the update. MPC7448HPC2 platform in arch/powerpc uses tsi108 bridge. The following is a brief description of the Ethernet controller: The Tsi108/9 Ethernet Controller connects Switch Fabric to two independent Gigabit Ethernet ports,E0 and E1. It uses a single Management interface to manage the two physical connection devices (PHYs). Each Ethernet port has its own statistics monitor that tracks and reports key interface statistics. Each port supports a 256-entry hash table for address filtering. In addition, each port is bridged to the Switch Fabric through a 2-Kbyte transmit FIFO and a 4-Kbyte Receive FIFO. Each Ethernet port also has a pair of internal Ethernet DMA channels to support the transmit and receive data flows. The Ethernet DMA channels use descriptors set up in memory, the memory map of the device, and access via the Switch Fabric. The Ethernet Controller’s DMA arbiter handles arbitration for the Switch Fabric. The Controller also has a register bus interface for register accesses and status monitor control. The PMD (Physical Media Device) interface operates in MII, GMII, or TBI modes. The MII mode is used for connecting with 10 or 100 Mbit/s PMDs. The GMII and TBI modes are used to connect with Gigabit PMDs. Internal data flows to and from the Ethernet Controller through the Switch Fabric. Each Ethernet port uses its transmit and receive DMA channels to manage data flows through buffer descriptors that are predefined by the system (the descriptors can exist anywhere in the system memory map). These descriptors are data structures that point to buffers filled with data ready to transmit over Ethernet, or they point to empty buffers ready to receive data from Ethernet. Signed-off-by: Alexandre Bounine <Alexandre.Bounine@tundra.com> Signed-off-by: Roy Zang <tie-fei.zang@freescale.com> Signed-off-by: Andrew Morton <akpm@osdl.org> Signed-off-by: Jeff Garzik <jeff@garzik.org>
366 lines
12 KiB
C
366 lines
12 KiB
C
/*
|
|
* (C) Copyright 2005 Tundra Semiconductor Corp.
|
|
* Kong Lai, <kong.lai@tundra.com).
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
/*
|
|
* net/tsi108_eth.h - definitions for Tsi108 GIGE network controller.
|
|
*/
|
|
|
|
#ifndef __TSI108_ETH_H
|
|
#define __TSI108_ETH_H
|
|
|
|
#include <linux/types.h>
|
|
|
|
#define TSI_WRITE(offset, val) \
|
|
out_be32((data->regs + (offset)), val)
|
|
|
|
#define TSI_READ(offset) \
|
|
in_be32((data->regs + (offset)))
|
|
|
|
#define TSI_WRITE_PHY(offset, val) \
|
|
out_be32((data->phyregs + (offset)), val)
|
|
|
|
#define TSI_READ_PHY(offset) \
|
|
in_be32((data->phyregs + (offset)))
|
|
|
|
/*
|
|
* PHY Configuration Options
|
|
*
|
|
* NOTE: Enable set of definitions corresponding to your board type
|
|
*/
|
|
#define PHY_MV88E 1 /* Marvel 88Exxxx PHY */
|
|
#define PHY_BCM54XX 2 /* Broardcom BCM54xx PHY */
|
|
#define TSI108_PHY_TYPE PHY_MV88E
|
|
|
|
/*
|
|
* TSI108 GIGE port registers
|
|
*/
|
|
|
|
#define TSI108_ETH_PORT_NUM 2
|
|
#define TSI108_PBM_PORT 2
|
|
#define TSI108_SDRAM_PORT 4
|
|
|
|
#define TSI108_MAC_CFG1 (0x000)
|
|
#define TSI108_MAC_CFG1_SOFTRST (1 << 31)
|
|
#define TSI108_MAC_CFG1_LOOPBACK (1 << 8)
|
|
#define TSI108_MAC_CFG1_RXEN (1 << 2)
|
|
#define TSI108_MAC_CFG1_TXEN (1 << 0)
|
|
|
|
#define TSI108_MAC_CFG2 (0x004)
|
|
#define TSI108_MAC_CFG2_DFLT_PREAMBLE (7 << 12)
|
|
#define TSI108_MAC_CFG2_IFACE_MASK (3 << 8)
|
|
#define TSI108_MAC_CFG2_NOGIG (1 << 8)
|
|
#define TSI108_MAC_CFG2_GIG (2 << 8)
|
|
#define TSI108_MAC_CFG2_PADCRC (1 << 2)
|
|
#define TSI108_MAC_CFG2_FULLDUPLEX (1 << 0)
|
|
|
|
#define TSI108_MAC_MII_MGMT_CFG (0x020)
|
|
#define TSI108_MAC_MII_MGMT_CLK (7 << 0)
|
|
#define TSI108_MAC_MII_MGMT_RST (1 << 31)
|
|
|
|
#define TSI108_MAC_MII_CMD (0x024)
|
|
#define TSI108_MAC_MII_CMD_READ (1 << 0)
|
|
|
|
#define TSI108_MAC_MII_ADDR (0x028)
|
|
#define TSI108_MAC_MII_ADDR_REG 0
|
|
#define TSI108_MAC_MII_ADDR_PHY 8
|
|
|
|
#define TSI108_MAC_MII_DATAOUT (0x02c)
|
|
#define TSI108_MAC_MII_DATAIN (0x030)
|
|
|
|
#define TSI108_MAC_MII_IND (0x034)
|
|
#define TSI108_MAC_MII_IND_NOTVALID (1 << 2)
|
|
#define TSI108_MAC_MII_IND_SCANNING (1 << 1)
|
|
#define TSI108_MAC_MII_IND_BUSY (1 << 0)
|
|
|
|
#define TSI108_MAC_IFCTRL (0x038)
|
|
#define TSI108_MAC_IFCTRL_PHYMODE (1 << 24)
|
|
|
|
#define TSI108_MAC_ADDR1 (0x040)
|
|
#define TSI108_MAC_ADDR2 (0x044)
|
|
|
|
#define TSI108_STAT_RXBYTES (0x06c)
|
|
#define TSI108_STAT_RXBYTES_CARRY (1 << 24)
|
|
|
|
#define TSI108_STAT_RXPKTS (0x070)
|
|
#define TSI108_STAT_RXPKTS_CARRY (1 << 18)
|
|
|
|
#define TSI108_STAT_RXFCS (0x074)
|
|
#define TSI108_STAT_RXFCS_CARRY (1 << 12)
|
|
|
|
#define TSI108_STAT_RXMCAST (0x078)
|
|
#define TSI108_STAT_RXMCAST_CARRY (1 << 18)
|
|
|
|
#define TSI108_STAT_RXALIGN (0x08c)
|
|
#define TSI108_STAT_RXALIGN_CARRY (1 << 12)
|
|
|
|
#define TSI108_STAT_RXLENGTH (0x090)
|
|
#define TSI108_STAT_RXLENGTH_CARRY (1 << 12)
|
|
|
|
#define TSI108_STAT_RXRUNT (0x09c)
|
|
#define TSI108_STAT_RXRUNT_CARRY (1 << 12)
|
|
|
|
#define TSI108_STAT_RXJUMBO (0x0a0)
|
|
#define TSI108_STAT_RXJUMBO_CARRY (1 << 12)
|
|
|
|
#define TSI108_STAT_RXFRAG (0x0a4)
|
|
#define TSI108_STAT_RXFRAG_CARRY (1 << 12)
|
|
|
|
#define TSI108_STAT_RXJABBER (0x0a8)
|
|
#define TSI108_STAT_RXJABBER_CARRY (1 << 12)
|
|
|
|
#define TSI108_STAT_RXDROP (0x0ac)
|
|
#define TSI108_STAT_RXDROP_CARRY (1 << 12)
|
|
|
|
#define TSI108_STAT_TXBYTES (0x0b0)
|
|
#define TSI108_STAT_TXBYTES_CARRY (1 << 24)
|
|
|
|
#define TSI108_STAT_TXPKTS (0x0b4)
|
|
#define TSI108_STAT_TXPKTS_CARRY (1 << 18)
|
|
|
|
#define TSI108_STAT_TXEXDEF (0x0c8)
|
|
#define TSI108_STAT_TXEXDEF_CARRY (1 << 12)
|
|
|
|
#define TSI108_STAT_TXEXCOL (0x0d8)
|
|
#define TSI108_STAT_TXEXCOL_CARRY (1 << 12)
|
|
|
|
#define TSI108_STAT_TXTCOL (0x0dc)
|
|
#define TSI108_STAT_TXTCOL_CARRY (1 << 13)
|
|
|
|
#define TSI108_STAT_TXPAUSEDROP (0x0e4)
|
|
#define TSI108_STAT_TXPAUSEDROP_CARRY (1 << 12)
|
|
|
|
#define TSI108_STAT_CARRY1 (0x100)
|
|
#define TSI108_STAT_CARRY1_RXBYTES (1 << 16)
|
|
#define TSI108_STAT_CARRY1_RXPKTS (1 << 15)
|
|
#define TSI108_STAT_CARRY1_RXFCS (1 << 14)
|
|
#define TSI108_STAT_CARRY1_RXMCAST (1 << 13)
|
|
#define TSI108_STAT_CARRY1_RXALIGN (1 << 8)
|
|
#define TSI108_STAT_CARRY1_RXLENGTH (1 << 7)
|
|
#define TSI108_STAT_CARRY1_RXRUNT (1 << 4)
|
|
#define TSI108_STAT_CARRY1_RXJUMBO (1 << 3)
|
|
#define TSI108_STAT_CARRY1_RXFRAG (1 << 2)
|
|
#define TSI108_STAT_CARRY1_RXJABBER (1 << 1)
|
|
#define TSI108_STAT_CARRY1_RXDROP (1 << 0)
|
|
|
|
#define TSI108_STAT_CARRY2 (0x104)
|
|
#define TSI108_STAT_CARRY2_TXBYTES (1 << 13)
|
|
#define TSI108_STAT_CARRY2_TXPKTS (1 << 12)
|
|
#define TSI108_STAT_CARRY2_TXEXDEF (1 << 7)
|
|
#define TSI108_STAT_CARRY2_TXEXCOL (1 << 3)
|
|
#define TSI108_STAT_CARRY2_TXTCOL (1 << 2)
|
|
#define TSI108_STAT_CARRY2_TXPAUSE (1 << 0)
|
|
|
|
#define TSI108_STAT_CARRYMASK1 (0x108)
|
|
#define TSI108_STAT_CARRYMASK2 (0x10c)
|
|
|
|
#define TSI108_EC_PORTCTRL (0x200)
|
|
#define TSI108_EC_PORTCTRL_STATRST (1 << 31)
|
|
#define TSI108_EC_PORTCTRL_STATEN (1 << 28)
|
|
#define TSI108_EC_PORTCTRL_NOGIG (1 << 18)
|
|
#define TSI108_EC_PORTCTRL_HALFDUPLEX (1 << 16)
|
|
|
|
#define TSI108_EC_INTSTAT (0x204)
|
|
#define TSI108_EC_INTMASK (0x208)
|
|
|
|
#define TSI108_INT_ANY (1 << 31)
|
|
#define TSI108_INT_SFN (1 << 30)
|
|
#define TSI108_INT_RXIDLE (1 << 29)
|
|
#define TSI108_INT_RXABORT (1 << 28)
|
|
#define TSI108_INT_RXERROR (1 << 27)
|
|
#define TSI108_INT_RXOVERRUN (1 << 26)
|
|
#define TSI108_INT_RXTHRESH (1 << 25)
|
|
#define TSI108_INT_RXWAIT (1 << 24)
|
|
#define TSI108_INT_RXQUEUE0 (1 << 16)
|
|
#define TSI108_INT_STATCARRY (1 << 15)
|
|
#define TSI108_INT_TXIDLE (1 << 13)
|
|
#define TSI108_INT_TXABORT (1 << 12)
|
|
#define TSI108_INT_TXERROR (1 << 11)
|
|
#define TSI108_INT_TXUNDERRUN (1 << 10)
|
|
#define TSI108_INT_TXTHRESH (1 << 9)
|
|
#define TSI108_INT_TXWAIT (1 << 8)
|
|
#define TSI108_INT_TXQUEUE0 (1 << 0)
|
|
|
|
#define TSI108_EC_TXCFG (0x220)
|
|
#define TSI108_EC_TXCFG_RST (1 << 31)
|
|
|
|
#define TSI108_EC_TXCTRL (0x224)
|
|
#define TSI108_EC_TXCTRL_IDLEINT (1 << 31)
|
|
#define TSI108_EC_TXCTRL_ABORT (1 << 30)
|
|
#define TSI108_EC_TXCTRL_GO (1 << 15)
|
|
#define TSI108_EC_TXCTRL_QUEUE0 (1 << 0)
|
|
|
|
#define TSI108_EC_TXSTAT (0x228)
|
|
#define TSI108_EC_TXSTAT_ACTIVE (1 << 15)
|
|
#define TSI108_EC_TXSTAT_QUEUE0 (1 << 0)
|
|
|
|
#define TSI108_EC_TXESTAT (0x22c)
|
|
#define TSI108_EC_TXESTAT_Q0_ERR (1 << 24)
|
|
#define TSI108_EC_TXESTAT_Q0_DESCINT (1 << 16)
|
|
#define TSI108_EC_TXESTAT_Q0_EOF (1 << 8)
|
|
#define TSI108_EC_TXESTAT_Q0_EOQ (1 << 0)
|
|
|
|
#define TSI108_EC_TXERR (0x278)
|
|
|
|
#define TSI108_EC_TXQ_CFG (0x280)
|
|
#define TSI108_EC_TXQ_CFG_DESC_INT (1 << 20)
|
|
#define TSI108_EC_TXQ_CFG_EOQ_OWN_INT (1 << 19)
|
|
#define TSI108_EC_TXQ_CFG_WSWP (1 << 11)
|
|
#define TSI108_EC_TXQ_CFG_BSWP (1 << 10)
|
|
#define TSI108_EC_TXQ_CFG_SFNPORT 0
|
|
|
|
#define TSI108_EC_TXQ_BUFCFG (0x284)
|
|
#define TSI108_EC_TXQ_BUFCFG_BURST8 (0 << 8)
|
|
#define TSI108_EC_TXQ_BUFCFG_BURST32 (1 << 8)
|
|
#define TSI108_EC_TXQ_BUFCFG_BURST128 (2 << 8)
|
|
#define TSI108_EC_TXQ_BUFCFG_BURST256 (3 << 8)
|
|
#define TSI108_EC_TXQ_BUFCFG_WSWP (1 << 11)
|
|
#define TSI108_EC_TXQ_BUFCFG_BSWP (1 << 10)
|
|
#define TSI108_EC_TXQ_BUFCFG_SFNPORT 0
|
|
|
|
#define TSI108_EC_TXQ_PTRLOW (0x288)
|
|
|
|
#define TSI108_EC_TXQ_PTRHIGH (0x28c)
|
|
#define TSI108_EC_TXQ_PTRHIGH_VALID (1 << 31)
|
|
|
|
#define TSI108_EC_TXTHRESH (0x230)
|
|
#define TSI108_EC_TXTHRESH_STARTFILL 0
|
|
#define TSI108_EC_TXTHRESH_STOPFILL 16
|
|
|
|
#define TSI108_EC_RXCFG (0x320)
|
|
#define TSI108_EC_RXCFG_RST (1 << 31)
|
|
|
|
#define TSI108_EC_RXSTAT (0x328)
|
|
#define TSI108_EC_RXSTAT_ACTIVE (1 << 15)
|
|
#define TSI108_EC_RXSTAT_QUEUE0 (1 << 0)
|
|
|
|
#define TSI108_EC_RXESTAT (0x32c)
|
|
#define TSI108_EC_RXESTAT_Q0_ERR (1 << 24)
|
|
#define TSI108_EC_RXESTAT_Q0_DESCINT (1 << 16)
|
|
#define TSI108_EC_RXESTAT_Q0_EOF (1 << 8)
|
|
#define TSI108_EC_RXESTAT_Q0_EOQ (1 << 0)
|
|
|
|
#define TSI108_EC_HASHADDR (0x360)
|
|
#define TSI108_EC_HASHADDR_AUTOINC (1 << 31)
|
|
#define TSI108_EC_HASHADDR_DO1STREAD (1 << 30)
|
|
#define TSI108_EC_HASHADDR_UNICAST (0 << 4)
|
|
#define TSI108_EC_HASHADDR_MCAST (1 << 4)
|
|
|
|
#define TSI108_EC_HASHDATA (0x364)
|
|
|
|
#define TSI108_EC_RXQ_PTRLOW (0x388)
|
|
|
|
#define TSI108_EC_RXQ_PTRHIGH (0x38c)
|
|
#define TSI108_EC_RXQ_PTRHIGH_VALID (1 << 31)
|
|
|
|
/* Station Enable -- accept packets destined for us */
|
|
#define TSI108_EC_RXCFG_SE (1 << 13)
|
|
/* Unicast Frame Enable -- for packets not destined for us */
|
|
#define TSI108_EC_RXCFG_UFE (1 << 12)
|
|
/* Multicast Frame Enable */
|
|
#define TSI108_EC_RXCFG_MFE (1 << 11)
|
|
/* Broadcast Frame Enable */
|
|
#define TSI108_EC_RXCFG_BFE (1 << 10)
|
|
#define TSI108_EC_RXCFG_UC_HASH (1 << 9)
|
|
#define TSI108_EC_RXCFG_MC_HASH (1 << 8)
|
|
|
|
#define TSI108_EC_RXQ_CFG (0x380)
|
|
#define TSI108_EC_RXQ_CFG_DESC_INT (1 << 20)
|
|
#define TSI108_EC_RXQ_CFG_EOQ_OWN_INT (1 << 19)
|
|
#define TSI108_EC_RXQ_CFG_WSWP (1 << 11)
|
|
#define TSI108_EC_RXQ_CFG_BSWP (1 << 10)
|
|
#define TSI108_EC_RXQ_CFG_SFNPORT 0
|
|
|
|
#define TSI108_EC_RXQ_BUFCFG (0x384)
|
|
#define TSI108_EC_RXQ_BUFCFG_BURST8 (0 << 8)
|
|
#define TSI108_EC_RXQ_BUFCFG_BURST32 (1 << 8)
|
|
#define TSI108_EC_RXQ_BUFCFG_BURST128 (2 << 8)
|
|
#define TSI108_EC_RXQ_BUFCFG_BURST256 (3 << 8)
|
|
#define TSI108_EC_RXQ_BUFCFG_WSWP (1 << 11)
|
|
#define TSI108_EC_RXQ_BUFCFG_BSWP (1 << 10)
|
|
#define TSI108_EC_RXQ_BUFCFG_SFNPORT 0
|
|
|
|
#define TSI108_EC_RXCTRL (0x324)
|
|
#define TSI108_EC_RXCTRL_ABORT (1 << 30)
|
|
#define TSI108_EC_RXCTRL_GO (1 << 15)
|
|
#define TSI108_EC_RXCTRL_QUEUE0 (1 << 0)
|
|
|
|
#define TSI108_EC_RXERR (0x378)
|
|
|
|
#define TSI108_TX_EOF (1 << 0) /* End of frame; last fragment of packet */
|
|
#define TSI108_TX_SOF (1 << 1) /* Start of frame; first frag. of packet */
|
|
#define TSI108_TX_VLAN (1 << 2) /* Per-frame VLAN: enables VLAN override */
|
|
#define TSI108_TX_HUGE (1 << 3) /* Huge frame enable */
|
|
#define TSI108_TX_PAD (1 << 4) /* Pad the packet if too short */
|
|
#define TSI108_TX_CRC (1 << 5) /* Generate CRC for this packet */
|
|
#define TSI108_TX_INT (1 << 14) /* Generate an IRQ after frag. processed */
|
|
#define TSI108_TX_RETRY (0xf << 16) /* 4 bit field indicating num. of retries */
|
|
#define TSI108_TX_COL (1 << 20) /* Set if a collision occured */
|
|
#define TSI108_TX_LCOL (1 << 24) /* Set if a late collision occured */
|
|
#define TSI108_TX_UNDER (1 << 25) /* Set if a FIFO underrun occured */
|
|
#define TSI108_TX_RLIM (1 << 26) /* Set if the retry limit was reached */
|
|
#define TSI108_TX_OK (1 << 30) /* Set if the frame TX was successful */
|
|
#define TSI108_TX_OWN (1 << 31) /* Set if the device owns the descriptor */
|
|
|
|
/* Note: the descriptor layouts assume big-endian byte order. */
|
|
typedef struct {
|
|
u32 buf0;
|
|
u32 buf1; /* Base address of buffer */
|
|
u32 next0; /* Address of next descriptor, if any */
|
|
u32 next1;
|
|
u16 vlan; /* VLAN, if override enabled for this packet */
|
|
u16 len; /* Length of buffer in bytes */
|
|
u32 misc; /* See TSI108_TX_* above */
|
|
u32 reserved0; /*reserved0 and reserved1 are added to make the desc */
|
|
u32 reserved1; /* 32-byte aligned */
|
|
} __attribute__ ((aligned(32))) tx_desc;
|
|
|
|
#define TSI108_RX_EOF (1 << 0) /* End of frame; last fragment of packet */
|
|
#define TSI108_RX_SOF (1 << 1) /* Start of frame; first frag. of packet */
|
|
#define TSI108_RX_VLAN (1 << 2) /* Set on SOF if packet has a VLAN */
|
|
#define TSI108_RX_FTYPE (1 << 3) /* Length/Type field is type, not length */
|
|
#define TSI108_RX_RUNT (1 << 4)/* Packet is less than minimum size */
|
|
#define TSI108_RX_HASH (1 << 7)/* Hash table match */
|
|
#define TSI108_RX_BAD (1 << 8) /* Bad frame */
|
|
#define TSI108_RX_OVER (1 << 9) /* FIFO overrun occured */
|
|
#define TSI108_RX_TRUNC (1 << 11) /* Packet truncated due to excess length */
|
|
#define TSI108_RX_CRC (1 << 12) /* Packet had a CRC error */
|
|
#define TSI108_RX_INT (1 << 13) /* Generate an IRQ after frag. processed */
|
|
#define TSI108_RX_OWN (1 << 15) /* Set if the device owns the descriptor */
|
|
|
|
#define TSI108_RX_SKB_SIZE 1536 /* The RX skb length */
|
|
|
|
typedef struct {
|
|
u32 buf0; /* Base address of buffer */
|
|
u32 buf1; /* Base address of buffer */
|
|
u32 next0; /* Address of next descriptor, if any */
|
|
u32 next1; /* Address of next descriptor, if any */
|
|
u16 vlan; /* VLAN of received packet, first frag only */
|
|
u16 len; /* Length of received fragment in bytes */
|
|
u16 blen; /* Length of buffer in bytes */
|
|
u16 misc; /* See TSI108_RX_* above */
|
|
u32 reserved0; /* reserved0 and reserved1 are added to make the desc */
|
|
u32 reserved1; /* 32-byte aligned */
|
|
} __attribute__ ((aligned(32))) rx_desc;
|
|
|
|
#endif /* __TSI108_ETH_H */
|