d0d42df2a4
* at91: (24 commits) [ARM] 4615/4: sam926[13]ek buttons updated [ARM] 4765/1: [AT91] AT91CAP9A-DK board support [ARM] 4764/1: [AT91] AT91CAP9 core support [ARM] 4738/1: at91sam9261: Remove udc pullup enabling in board initialisation [ARM] 4761/1: [AT91] Board-support for NEW_LEDs [ARM] 4760/1: [AT91] SPI CS0 errata on AT91RM9200 [ARM] 4759/1: [AT91] Buttons on CSB300 [ARM] 4758/1: [AT91] LEDs [ARM] 4757/1: [AT91] UART initialization [ARM] 4756/1: [AT91] Makefile cleanup [ARM] 4755/1: [AT91] NAND update [ARM] 4754/1: [AT91] SSC library support [ARM] 4753/1: [AT91] Use DMA_BIT_MASK [ARM] 4752/1: [AT91] RTT, RTC and WDT peripherals on SAM9 [ARM] 4751/1: [AT91] ISI peripheral on SAM9263 [ARM] 4750/1: [AT91] STN LCD displays on SAM9261 [ARM] 4734/1: at91sam9263ek: include IRQ for Ethernet PHY [ARM] 4646/1: AT91: configurable HZ, default to 128 [ARM] 4688/1: at91: speed-up irq processing [ARM] 4657/1: AT91: Header definition update ... * ep93xx: [ARM] 4671/1: ep93xx: remove obsolete gpio_line_* operations [ARM] 4670/1: ep93xx: implement IRQT_BOTHEDGE gpio irq sense type [ARM] 4669/1: ep93xx: simplify GPIO code and cleanups [ARM] 4668/1: ep93xx: implement new GPIO API * iop: [ARM] 4770/1: GLAN Tank: correct physmap_flash_data width field [ARM] 4732/1: GLAN Tank: register rtc-rs5c372 i2c device [ARM] 4708/1: iop: update defconfigs for 2.6.24 * kprobes: ARM kprobes: let's enable it ARM kprobes: special hook for the kprobes breakpoint handler ARM kprobes: prevent some functions involved with kprobes from being probed ARM kprobes: don't let a single-stepped stmdb corrupt the exception stack ARM kprobes: add the kprobes hook to the page fault handler ARM kprobes: core code ARM kprobes: instruction single-stepping support * ks8695: [ARM] 4603/1: KS8695: debugfs interface to view pin state [ARM] 4601/1: KS8695: PCI support * misc: [ARM] remove duplicate includes [ARM] CONFIG_DEBUG_STACK_USAGE [ARM] 4689/1: small comment wrap fix [ARM] 4687/1: Trivial arch/arm/kernel/entry-common.S comment fix [ARM] 4666/1: ixp4xx: fix sparse warnings in include/asm-arm/arch-ixp4xx/io.h [ARM] remove reference to non-existent MTD_OBSOLETE_CHIPS [SERIAL] 21285: Report baud rate back via termios [ARM] Remove pointless casts from void pointers, [ARM] Misc minor interrupt handler cleanups [ARM] Remove at91_lcdc.h [ARM] ARRAY_SIZE() cleanup [ARM] Update mach-types * msm: [ARM] msm: dma support for MSM7X00A [ARM] msm: board file for MACH_HALIBUT (QCT MSM7200A) [ARM] msm: irq and timer support for ARCH_MSM7X00A [ARM] msm: core platform support for ARCH_MSM7X00A * s3c2410: (33 commits) [ARM] 4795/1: S3C244X: Add armclk and setparent call [ARM] 4794/1: S3C24XX: Comonise S3C2440 and S3C2442 clock code [ARM] 4793/1: S3C24XX: Add IRQ->GPIO pin mapping function [ARM] 4792/1: S3C24XX: Remove warnings from debug-macro.S [ARM] 4791/1: S3C2412: Make fclk a parent of msysclk [ARM] 4790/1: S3C2412: Fix parent selection for msysclk. [ARM] 4789/1: S3C2412: Add missing CLKDIVN register values [ARM] 4788/1: S3C24XX: Fix paramet to s3c2410_dma_ctrl if S3C2410_DMAF_AUTOSTART used. [ARM] 4787/1: S3C24XX: s3c2410_dma_request() should return the allocated channel number [ARM] 4786/1: S3C2412: Add SPI FIFO controll constants [ARM] 4785/1: S3C24XX: Add _SHIFT definitions for S3C2410_BANKCON registers [ARM] 4784/1: S3C24XX: Fix GPIO restore glitches [ARM] 4783/1: S3C24XX: Add s3c2410_gpio_getpull() [ARM] 4782/1: S3C24XX: Define FIQ_START for any FIQ users [ARM] 4781/1: S3C24XX: DMA suspend and resume support [ARM] 4780/1: S3C2412: Allow for seperate DMA channels for TX and RX [ARM] 4779/1: S3C2412: Add s3c2412_gpio_set_sleepcfg() call [ARM] 4778/1: S3C2412: Add armclk and init from DVS state [ARM] 4777/1: S3C24XX: Ensure clk_set_rate() checks the set_rate method for the clk [ARM] 4775/1: s3c2410: fix compilation error if only s3c2442 cpu is selected ... * sa1100: [ARM] sa1100: add clock source support * vfp: [ARM] 4584/2: ARMv7: Add Advanced SIMD (NEON) extension support [ARM] 4583/1: ARMv7: Add VFPv3 support [ARM] 4582/2: Add support for the common VFP subarchitecture
188 lines
4.0 KiB
C
188 lines
4.0 KiB
C
/*
|
|
* linux/arch/arm/mach-sa1100/time.c
|
|
*
|
|
* Copyright (C) 1998 Deborah Wallach.
|
|
* Twiddles (C) 1999 Hugo Fiennes <hugo@empeg.com>
|
|
*
|
|
* 2000/03/29 (C) Nicolas Pitre <nico@cam.org>
|
|
* Rewritten: big cleanup, much simpler, better HZ accuracy.
|
|
*
|
|
*/
|
|
#include <linux/init.h>
|
|
#include <linux/errno.h>
|
|
#include <linux/interrupt.h>
|
|
#include <linux/irq.h>
|
|
#include <linux/timex.h>
|
|
#include <linux/signal.h>
|
|
#include <linux/clocksource.h>
|
|
|
|
#include <asm/mach/time.h>
|
|
#include <asm/hardware.h>
|
|
|
|
#define RTC_DEF_DIVIDER (32768 - 1)
|
|
#define RTC_DEF_TRIM 0
|
|
|
|
static int sa1100_set_rtc(void)
|
|
{
|
|
unsigned long current_time = xtime.tv_sec;
|
|
|
|
if (RTSR & RTSR_ALE) {
|
|
/* make sure not to forward the clock over an alarm */
|
|
unsigned long alarm = RTAR;
|
|
if (current_time >= alarm && alarm >= RCNR)
|
|
return -ERESTARTSYS;
|
|
}
|
|
RCNR = current_time;
|
|
return 0;
|
|
}
|
|
|
|
#ifdef CONFIG_NO_IDLE_HZ
|
|
static unsigned long initial_match;
|
|
static int match_posponed;
|
|
#endif
|
|
|
|
static irqreturn_t
|
|
sa1100_timer_interrupt(int irq, void *dev_id)
|
|
{
|
|
unsigned int next_match;
|
|
|
|
#ifdef CONFIG_NO_IDLE_HZ
|
|
if (match_posponed) {
|
|
match_posponed = 0;
|
|
OSMR0 = initial_match;
|
|
}
|
|
#endif
|
|
|
|
/*
|
|
* Loop until we get ahead of the free running timer.
|
|
* This ensures an exact clock tick count and time accuracy.
|
|
* Since IRQs are disabled at this point, coherence between
|
|
* lost_ticks(updated in do_timer()) and the match reg value is
|
|
* ensured, hence we can use do_gettimeofday() from interrupt
|
|
* handlers.
|
|
*/
|
|
do {
|
|
timer_tick();
|
|
OSSR = OSSR_M0; /* Clear match on timer 0 */
|
|
next_match = (OSMR0 += LATCH);
|
|
} while ((signed long)(next_match - OSCR) <= 0);
|
|
|
|
return IRQ_HANDLED;
|
|
}
|
|
|
|
static struct irqaction sa1100_timer_irq = {
|
|
.name = "SA11xx Timer Tick",
|
|
.flags = IRQF_DISABLED | IRQF_TIMER | IRQF_IRQPOLL,
|
|
.handler = sa1100_timer_interrupt,
|
|
};
|
|
|
|
static cycle_t sa1100_read_oscr(void)
|
|
{
|
|
return OSCR;
|
|
}
|
|
|
|
static struct clocksource cksrc_sa1100_oscr = {
|
|
.name = "oscr",
|
|
.rating = 200,
|
|
.read = sa1100_read_oscr,
|
|
.mask = CLOCKSOURCE_MASK(32),
|
|
.shift = 20,
|
|
.flags = CLOCK_SOURCE_IS_CONTINUOUS,
|
|
};
|
|
|
|
static void __init sa1100_timer_init(void)
|
|
{
|
|
unsigned long flags;
|
|
|
|
set_rtc = sa1100_set_rtc;
|
|
|
|
OIER = 0; /* disable any timer interrupts */
|
|
OSSR = 0xf; /* clear status on all timers */
|
|
setup_irq(IRQ_OST0, &sa1100_timer_irq);
|
|
local_irq_save(flags);
|
|
OIER = OIER_E0; /* enable match on timer 0 to cause interrupts */
|
|
OSMR0 = OSCR + LATCH; /* set initial match */
|
|
local_irq_restore(flags);
|
|
|
|
cksrc_sa1100_oscr.mult =
|
|
clocksource_hz2mult(CLOCK_TICK_RATE, cksrc_sa1100_oscr.shift);
|
|
|
|
clocksource_register(&cksrc_sa1100_oscr);
|
|
}
|
|
|
|
#ifdef CONFIG_NO_IDLE_HZ
|
|
static int sa1100_dyn_tick_enable_disable(void)
|
|
{
|
|
/* nothing to do */
|
|
return 0;
|
|
}
|
|
|
|
static void sa1100_dyn_tick_reprogram(unsigned long ticks)
|
|
{
|
|
if (ticks > 1) {
|
|
initial_match = OSMR0;
|
|
OSMR0 = initial_match + ticks * LATCH;
|
|
match_posponed = 1;
|
|
}
|
|
}
|
|
|
|
static irqreturn_t
|
|
sa1100_dyn_tick_handler(int irq, void *dev_id)
|
|
{
|
|
if (match_posponed) {
|
|
match_posponed = 0;
|
|
OSMR0 = initial_match;
|
|
if ((signed long)(initial_match - OSCR) <= 0)
|
|
return sa1100_timer_interrupt(irq, dev_id);
|
|
}
|
|
return IRQ_NONE;
|
|
}
|
|
|
|
static struct dyn_tick_timer sa1100_dyn_tick = {
|
|
.enable = sa1100_dyn_tick_enable_disable,
|
|
.disable = sa1100_dyn_tick_enable_disable,
|
|
.reprogram = sa1100_dyn_tick_reprogram,
|
|
.handler = sa1100_dyn_tick_handler,
|
|
};
|
|
#endif
|
|
|
|
#ifdef CONFIG_PM
|
|
unsigned long osmr[4], oier;
|
|
|
|
static void sa1100_timer_suspend(void)
|
|
{
|
|
osmr[0] = OSMR0;
|
|
osmr[1] = OSMR1;
|
|
osmr[2] = OSMR2;
|
|
osmr[3] = OSMR3;
|
|
oier = OIER;
|
|
}
|
|
|
|
static void sa1100_timer_resume(void)
|
|
{
|
|
OSSR = 0x0f;
|
|
OSMR0 = osmr[0];
|
|
OSMR1 = osmr[1];
|
|
OSMR2 = osmr[2];
|
|
OSMR3 = osmr[3];
|
|
OIER = oier;
|
|
|
|
/*
|
|
* OSMR0 is the system timer: make sure OSCR is sufficiently behind
|
|
*/
|
|
OSCR = OSMR0 - LATCH;
|
|
}
|
|
#else
|
|
#define sa1100_timer_suspend NULL
|
|
#define sa1100_timer_resume NULL
|
|
#endif
|
|
|
|
struct sys_timer sa1100_timer = {
|
|
.init = sa1100_timer_init,
|
|
.suspend = sa1100_timer_suspend,
|
|
.resume = sa1100_timer_resume,
|
|
#ifdef CONFIG_NO_IDLE_HZ
|
|
.dyn_tick = &sa1100_dyn_tick,
|
|
#endif
|
|
};
|