11ed4add99
arch/mips/pci/ops-titan-ht.c:36: ERROR: "foo * bar" should be "foo *bar" arch/mips/pci/ops-titan-ht.c:68: ERROR: "foo * bar" should be "foo *bar" Signed-off-by: Andrea Gelmini <andrea.gelmini@gelma.net> Cc: Tejun Heo <tj@kernel.org> Cc: Christoph Lameter <cl@linux-foundation.org> Cc: linux-mips@linux-mips.org Patchwork: https://patchwork.linux-mips.org/patch/1277/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
125 lines
3.3 KiB
C
125 lines
3.3 KiB
C
/*
|
|
* Copyright 2003 PMC-Sierra
|
|
* Author: Manish Lachwani (lachwani@pmc-sierra.com)
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License as published by the
|
|
* Free Software Foundation; either version 2 of the License, or (at your
|
|
* option) any later version.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED
|
|
* WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
|
|
* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN
|
|
* NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
|
* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF
|
|
* USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
|
|
* ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
|
|
* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
* You should have received a copy of the GNU General Public License along
|
|
* with this program; if not, write to the Free Software Foundation, Inc.,
|
|
* 675 Mass Ave, Cambridge, MA 02139, USA.
|
|
*/
|
|
|
|
#include <linux/types.h>
|
|
#include <linux/pci.h>
|
|
#include <linux/kernel.h>
|
|
#include <linux/delay.h>
|
|
#include <asm/io.h>
|
|
|
|
#include <asm/titan_dep.h>
|
|
|
|
static int titan_ht_config_read_dword(struct pci_bus *bus, unsigned int devfn,
|
|
int offset, u32 *val)
|
|
{
|
|
volatile uint32_t address;
|
|
int busno;
|
|
|
|
busno = bus->number;
|
|
|
|
address = (busno << 16) | (devfn << 8) | (offset & 0xfc) | 0x80000000;
|
|
if (busno != 0)
|
|
address |= 1;
|
|
|
|
/*
|
|
* RM9000 HT Errata: Issue back to back HT config
|
|
* transcations. Issue a BIU sync before and
|
|
* after the HT cycle
|
|
*/
|
|
|
|
*(volatile int32_t *) 0xfb0000f0 |= 0x2;
|
|
|
|
udelay(30);
|
|
|
|
*(volatile int32_t *) 0xfb0006f8 = address;
|
|
*(val) = *(volatile int32_t *) 0xfb0006fc;
|
|
|
|
udelay(30);
|
|
|
|
* (volatile int32_t *) 0xfb0000f0 |= 0x2;
|
|
|
|
return PCIBIOS_SUCCESSFUL;
|
|
}
|
|
|
|
static int titan_ht_config_read(struct pci_bus *bus, unsigned int devfn,
|
|
int offset, int size, u32 *val)
|
|
{
|
|
uint32_t dword;
|
|
|
|
titan_ht_config_read_dword(bus, devfn, offset, &dword);
|
|
|
|
dword >>= ((offset & 3) << 3);
|
|
dword &= (0xffffffffU >> ((4 - size) << 8));
|
|
|
|
return PCIBIOS_SUCCESSFUL;
|
|
}
|
|
|
|
static inline int titan_ht_config_write_dword(struct pci_bus *bus,
|
|
unsigned int devfn, int offset, u32 val)
|
|
{
|
|
volatile uint32_t address;
|
|
int busno;
|
|
|
|
busno = bus->number;
|
|
|
|
address = (busno << 16) | (devfn << 8) | (offset & 0xfc) | 0x80000000;
|
|
if (busno != 0)
|
|
address |= 1;
|
|
|
|
*(volatile int32_t *) 0xfb0000f0 |= 0x2;
|
|
|
|
udelay(30);
|
|
|
|
*(volatile int32_t *) 0xfb0006f8 = address;
|
|
*(volatile int32_t *) 0xfb0006fc = val;
|
|
|
|
udelay(30);
|
|
|
|
*(volatile int32_t *) 0xfb0000f0 |= 0x2;
|
|
|
|
return PCIBIOS_SUCCESSFUL;
|
|
}
|
|
|
|
static int titan_ht_config_write(struct pci_bus *bus, unsigned int devfn,
|
|
int offset, int size, u32 val)
|
|
{
|
|
uint32_t val1, val2, mask;
|
|
|
|
titan_ht_config_read_dword(bus, devfn, offset, &val2);
|
|
|
|
val1 = val << ((offset & 3) << 3);
|
|
mask = ~(0xffffffffU >> ((4 - size) << 8));
|
|
val2 &= ~(mask << ((offset & 3) << 8));
|
|
|
|
titan_ht_config_write_dword(bus, devfn, offset, val1 | val2);
|
|
|
|
return PCIBIOS_SUCCESSFUL;
|
|
}
|
|
|
|
struct pci_ops titan_ht_pci_ops = {
|
|
.read = titan_ht_config_read,
|
|
.write = titan_ht_config_write,
|
|
};
|