2fb9d20636
For far, all SPU triggered interrupts always end up on the first SMT thread, which is a bad solution. This patch implements setting the affinity to the CPU that was running last when entering execution on an SPU. This should result in a significant reduction in IPI calls and better cache locality for SPE thread specific data. Signed-off-by: Arnd Bergmann <arndb@de.ibm.com> Signed-off-by: Paul Mackerras <paulus@samba.org> |
||
---|---|---|
.. | ||
4xx | ||
8xx | ||
85xx | ||
apus | ||
cell | ||
chrp | ||
embedded6xx | ||
iseries | ||
maple | ||
powermac | ||
prep | ||
pseries | ||
Makefile |