e90ddd813d
Currently the iop3xx platform support code assumes that RedBoot is the bootloader and has already initialized the ATU. Linux should handle this initialization for three reasons: 1/ The memory map that RedBoot sets up is not optimal (page_to_dma and virt_to_phys return different addresses). The effect of this is that using the dma mapping API for the internal bus dma units generates pci bus addresses that are incorrect for the internal bus. 2/ Not all iop platforms use RedBoot 3/ If the ATU is already initialized it indicates that the iop is an add-in card in another host, it does not own the PCI bus, and should not be re-initialized. Changelog: * rather than change nr_controllers to zero, simply do not call pci_common_init Cc: Lennert Buytenhek <kernel@wantstofly.org> Signed-off-by: Dan Williams <dan.j.williams@intel.com> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
44 lines
1.3 KiB
C
44 lines
1.3 KiB
C
/*
|
|
* include/asm-arm/arch-iop33x/iop33x.h
|
|
*
|
|
* Intel IOP33X Chip definitions
|
|
*
|
|
* Author: Dave Jiang (dave.jiang@intel.com)
|
|
* Copyright (C) 2003, 2004 Intel Corp.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#ifndef __IOP33X_H
|
|
#define __IOP33X_H
|
|
|
|
/*
|
|
* Peripherals that are shared between the iop32x and iop33x but
|
|
* located at different addresses.
|
|
*/
|
|
#define IOP3XX_GPIO_REG(reg) (IOP3XX_PERIPHERAL_VIRT_BASE + 0x1780 + (reg))
|
|
#define IOP3XX_TIMER_REG(reg) (IOP3XX_PERIPHERAL_VIRT_BASE + 0x07d0 + (reg))
|
|
|
|
#include <asm/hardware/iop3xx.h>
|
|
|
|
/* UARTs */
|
|
#define IOP33X_UART0_PHYS (IOP3XX_PERIPHERAL_PHYS_BASE + 0x1700)
|
|
#define IOP33X_UART0_VIRT (IOP3XX_PERIPHERAL_VIRT_BASE + 0x1700)
|
|
#define IOP33X_UART1_PHYS (IOP3XX_PERIPHERAL_PHYS_BASE + 0x1740)
|
|
#define IOP33X_UART1_VIRT (IOP3XX_PERIPHERAL_VIRT_BASE + 0x1740)
|
|
|
|
/* ATU Parameters
|
|
* set up a 1:1 bus to physical ram relationship
|
|
* w/ pci on top of physical ram in memory map
|
|
*/
|
|
#define IOP33X_MAX_RAM_SIZE 0x80000000UL
|
|
#define IOP3XX_MAX_RAM_SIZE IOP33X_MAX_RAM_SIZE
|
|
#define IOP3XX_PCI_LOWER_MEM_BA (PHYS_OFFSET + IOP33X_MAX_RAM_SIZE)
|
|
#define IOP33X_PCI_MEM_WINDOW_SIZE 0x08000000
|
|
#define IOP3XX_PCI_MEM_WINDOW_SIZE IOP33X_PCI_MEM_WINDOW_SIZE
|
|
|
|
|
|
#endif
|