Hirokazu Takata 1b5b776aa5 [PATCH] m32r: Update syscall macros for MMU-less targets
This patch is for updating m32r's MMU-less support.

Some legacy MMU-less m32r chips cannot return from a trap handler to the
right-hand side 16-bit halfword code of a 32-bit instrucion code pair, because
a "trap" instruction specification was expanded in M32R-II ISA.

This modification forces "trap" instructions to be placed in word alignment
location with a parallel "nop" code.

Signed-off-by: Kazuhiro Inaoka <inaoka@linux-m32r.org>
Signed-off-by: Hirokazu Takata <takata@linux-m32r.org>
Signed-off-by: Andrew Morton <akpm@osdl.org>
Signed-off-by: Linus Torvalds <torvalds@osdl.org>
2006-01-06 08:33:43 -08:00
..
2005-09-07 16:57:21 -07:00
2006-01-03 13:11:06 -08:00
2005-06-21 19:07:31 -07:00
2005-09-05 00:05:39 -07:00
2005-11-07 07:53:42 -08:00
2005-05-04 07:33:15 -07:00
2005-08-23 18:43:44 -07:00
2005-09-10 10:06:21 -07:00
2005-10-30 17:37:15 -08:00
2005-09-05 00:05:48 -07:00