fe42cc30a9
Add #reset-cells and update mtk-wdt.txt Signed-off-by: yong.liang <yong.liang@mediatek.com> Signed-off-by: Jiaxin Yu <jiaxin.yu@mediatek.com> Reviewed-by: Yingjoe Chen <yingjoe.chen@mediatek.com> Reviewed-by: Philipp Zabel <p.zabel@pengutronix.de> Reviewed-by: Rob Herring <robh@kernel.org> Reviewed-by: Guenter Roeck <groeck7@gmail.com> Link: https://lore.kernel.org/r/20200115085828.27791-3-yong.liang@mediatek.com Signed-off-by: Guenter Roeck <linux@roeck-us.net> Signed-off-by: Wim Van Sebroeck <wim@linux-watchdog.org>
23 lines
670 B
C
23 lines
670 B
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Copyright (c) 2019 MediaTek Inc.
|
|
* Author: Yong Liang <yong.liang@mediatek.com>
|
|
*/
|
|
|
|
#ifndef _DT_BINDINGS_RESET_CONTROLLER_MT2712
|
|
#define _DT_BINDINGS_RESET_CONTROLLER_MT2712
|
|
|
|
#define MT2712_TOPRGU_INFRA_SW_RST 0
|
|
#define MT2712_TOPRGU_MM_SW_RST 1
|
|
#define MT2712_TOPRGU_MFG_SW_RST 2
|
|
#define MT2712_TOPRGU_VENC_SW_RST 3
|
|
#define MT2712_TOPRGU_VDEC_SW_RST 4
|
|
#define MT2712_TOPRGU_IMG_SW_RST 5
|
|
#define MT2712_TOPRGU_INFRA_AO_SW_RST 8
|
|
#define MT2712_TOPRGU_USB_SW_RST 9
|
|
#define MT2712_TOPRGU_APMIXED_SW_RST 10
|
|
|
|
#define MT2712_TOPRGU_SW_RST_NUM 11
|
|
|
|
#endif /* _DT_BINDINGS_RESET_CONTROLLER_MT2712 */
|