c3a07134e6
This patch converts the Marvell MV643XX ethernet driver to use the Marvell Orion MDIO driver. As a result, PowerPC and ARM platforms registering the Marvell MV643XX ethernet driver are also updated to register a Marvell Orion MDIO driver. This driver voluntarily overlaps with the Marvell Ethernet shared registers because it will use a subset of this shared register (shared_base + 0x4 to shared_base + 0x84). The Ethernet driver is also updated to look up for a PHY device using the Orion MDIO bus driver. For ARM and PowerPC we register a single instance of the "mvmdio" driver in the system like it used to be done with the use of the "shared_smi" platform_data cookie on ARM. Note that it is safe to register the mvmdio driver only for the "ge00" instance of the driver because this "ge00" interface is guaranteed to always be explicitely registered by consumers of arch/arm/plat-orion/common.c and other instances (ge01, ge10 and ge11) were all pointing their shared_smi to ge00. For PowerPC the in-tree Device Tree Source files mention only one MV643XX ethernet MAC instance so the MDIO bus driver is registered only when id == 0. Signed-off-by: Florian Fainelli <florian@openwrt.org> Signed-off-by: David S. Miller <davem@davemloft.net>
84 lines
1.8 KiB
C
84 lines
1.8 KiB
C
/*
|
|
* MV-643XX ethernet platform device data definition file.
|
|
*/
|
|
|
|
#ifndef __LINUX_MV643XX_ETH_H
|
|
#define __LINUX_MV643XX_ETH_H
|
|
|
|
#include <linux/mbus.h>
|
|
|
|
#define MV643XX_ETH_SHARED_NAME "mv643xx_eth"
|
|
#define MV643XX_ETH_NAME "mv643xx_eth_port"
|
|
#define MV643XX_ETH_SHARED_REGS 0x2000
|
|
#define MV643XX_ETH_SHARED_REGS_SIZE 0x2000
|
|
#define MV643XX_ETH_BAR_4 0x2220
|
|
#define MV643XX_ETH_SIZE_REG_4 0x2224
|
|
#define MV643XX_ETH_BASE_ADDR_ENABLE_REG 0x2290
|
|
|
|
#define MV643XX_TX_CSUM_DEFAULT_LIMIT 0
|
|
|
|
struct mv643xx_eth_shared_platform_data {
|
|
struct mbus_dram_target_info *dram;
|
|
/*
|
|
* Max packet size for Tx IP/Layer 4 checksum, when set to 0, default
|
|
* limit of 9KiB will be used.
|
|
*/
|
|
int tx_csum_limit;
|
|
};
|
|
|
|
#define MV643XX_ETH_PHY_ADDR_DEFAULT 0
|
|
#define MV643XX_ETH_PHY_ADDR(x) (0x80 | (x))
|
|
#define MV643XX_ETH_PHY_NONE 0xff
|
|
|
|
struct mv643xx_eth_platform_data {
|
|
/*
|
|
* Pointer back to our parent instance, and our port number.
|
|
*/
|
|
struct platform_device *shared;
|
|
int port_number;
|
|
|
|
/*
|
|
* Whether a PHY is present, and if yes, at which address.
|
|
*/
|
|
int phy_addr;
|
|
|
|
/*
|
|
* Use this MAC address if it is valid, overriding the
|
|
* address that is already in the hardware.
|
|
*/
|
|
u8 mac_addr[6];
|
|
|
|
/*
|
|
* If speed is 0, autonegotiation is enabled.
|
|
* Valid values for speed: 0, SPEED_10, SPEED_100, SPEED_1000.
|
|
* Valid values for duplex: DUPLEX_HALF, DUPLEX_FULL.
|
|
*/
|
|
int speed;
|
|
int duplex;
|
|
|
|
/*
|
|
* How many RX/TX queues to use.
|
|
*/
|
|
int rx_queue_count;
|
|
int tx_queue_count;
|
|
|
|
/*
|
|
* Override default RX/TX queue sizes if nonzero.
|
|
*/
|
|
int rx_queue_size;
|
|
int tx_queue_size;
|
|
|
|
/*
|
|
* Use on-chip SRAM for RX/TX descriptors if size is nonzero
|
|
* and sufficient to contain all descriptors for the requested
|
|
* ring sizes.
|
|
*/
|
|
unsigned long rx_sram_addr;
|
|
int rx_sram_size;
|
|
unsigned long tx_sram_addr;
|
|
int tx_sram_size;
|
|
};
|
|
|
|
|
|
#endif
|