68f5d3f3b6
To support testing of PCI/PCIe drivers in UML, add a PCI bus support driver. This driver uses virtio, which in UML is really just vhost-user, to talk to devices, and adds the devices to the virtual PCI bus in the system. Since virtio already allows DMA/bus mastering this really isn't all that hard, of course we need the logic_iomem infrastructure that was added by a previous patch. The protocol to talk to the device is has a few fairly simple messages for reading to/writing from config and IO spaces, and messages for the device to send the various interrupts (INT#, MSI/MSI-X and while suspended PME#). Note that currently no offical virtio device ID is assigned for this protocol, as a consequence this patch requires defining it in the Kconfig, with a default that makes the driver refuse to work at all. Finally, in order to add support for MSI/MSI-X interrupts, some small changes are needed in the UML IRQ code, it needs to have more interrupts, changing NR_IRQS from 64 to 128 if this driver is enabled, but not actually use them for anything so that the generic IRQ domain/MSI infrastructure can allocate IRQ numbers. Signed-off-by: Johannes Berg <johannes.berg@intel.com> Signed-off-by: Richard Weinberger <richard@nod.at>
44 lines
928 B
C
44 lines
928 B
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
#ifndef __UM_IRQ_H
|
|
#define __UM_IRQ_H
|
|
|
|
#define TIMER_IRQ 0
|
|
#define UMN_IRQ 1
|
|
#define CONSOLE_IRQ 2
|
|
#define CONSOLE_WRITE_IRQ 3
|
|
#define UBD_IRQ 4
|
|
#define UM_ETH_IRQ 5
|
|
#define SSL_IRQ 6
|
|
#define SSL_WRITE_IRQ 7
|
|
#define ACCEPT_IRQ 8
|
|
#define MCONSOLE_IRQ 9
|
|
#define WINCH_IRQ 10
|
|
#define SIGIO_WRITE_IRQ 11
|
|
#define TELNETD_IRQ 12
|
|
#define XTERM_IRQ 13
|
|
#define RANDOM_IRQ 14
|
|
|
|
#ifdef CONFIG_UML_NET_VECTOR
|
|
|
|
#define VECTOR_BASE_IRQ (RANDOM_IRQ + 1)
|
|
#define VECTOR_IRQ_SPACE 8
|
|
|
|
#define UM_FIRST_DYN_IRQ (VECTOR_IRQ_SPACE + VECTOR_BASE_IRQ)
|
|
|
|
#else
|
|
|
|
#define UM_FIRST_DYN_IRQ (RANDOM_IRQ + 1)
|
|
|
|
#endif
|
|
|
|
#define UM_LAST_SIGNAL_IRQ 64
|
|
/* If we have (simulated) PCI MSI, allow 64 more interrupt numbers for it */
|
|
#ifdef CONFIG_PCI_MSI
|
|
#define NR_IRQS (UM_LAST_SIGNAL_IRQ + 64)
|
|
#else
|
|
#define NR_IRQS UM_LAST_SIGNAL_IRQ
|
|
#endif /* CONFIG_PCI_MSI */
|
|
|
|
#include <asm-generic/irq.h>
|
|
#endif
|