6fbde6b492
Current Loongson-3 code can share among all Loongson64 processors. Signed-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com> Signed-off-by: Paul Burton <paulburton@kernel.org> Cc: linux-mips@vger.kernel.org Cc: chenhc@lemote.com Cc: paul.burton@mips.com
32 lines
786 B
C
32 lines
786 B
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
#ifndef __LOONGSON_SMP_H_
|
|
#define __LOONGSON_SMP_H_
|
|
|
|
/* for Loongson-3 smp support */
|
|
extern unsigned long long smp_group[4];
|
|
|
|
/* 4 groups(nodes) in maximum in numa case */
|
|
#define SMP_CORE_GROUP0_BASE (smp_group[0])
|
|
#define SMP_CORE_GROUP1_BASE (smp_group[1])
|
|
#define SMP_CORE_GROUP2_BASE (smp_group[2])
|
|
#define SMP_CORE_GROUP3_BASE (smp_group[3])
|
|
|
|
/* 4 cores in each group(node) */
|
|
#define SMP_CORE0_OFFSET 0x000
|
|
#define SMP_CORE1_OFFSET 0x100
|
|
#define SMP_CORE2_OFFSET 0x200
|
|
#define SMP_CORE3_OFFSET 0x300
|
|
|
|
/* ipi registers offsets */
|
|
#define STATUS0 0x00
|
|
#define EN0 0x04
|
|
#define SET0 0x08
|
|
#define CLEAR0 0x0c
|
|
#define STATUS1 0x10
|
|
#define MASK1 0x14
|
|
#define SET1 0x18
|
|
#define CLEAR1 0x1c
|
|
#define BUF 0x20
|
|
|
|
#endif
|