88 lines
2.3 KiB
C
88 lines
2.3 KiB
C
|
/*
|
||
|
|
* Broadcom specific AMBA
|
||
|
|
* ChipCommon core driver
|
||
|
|
*
|
||
|
|
* Copyright 2005, Broadcom Corporation
|
||
|
|
* Copyright 2006, 2007, Michael Buesch <mb@bu3sch.de>
|
||
|
|
*
|
||
|
|
* Licensed under the GNU/GPL. See COPYING for details.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include "bcma_private.h"
|
||
|
|
#include <linux/bcma/bcma.h>
|
||
|
|
|
||
|
|
static inline u32 bcma_cc_write32_masked(struct bcma_drv_cc *cc, u16 offset,
|
||
|
|
u32 mask, u32 value)
|
||
|
|
{
|
||
|
|
value &= mask;
|
||
|
|
value |= bcma_cc_read32(cc, offset) & ~mask;
|
||
|
|
bcma_cc_write32(cc, offset, value);
|
||
|
|
|
||
|
|
return value;
|
||
|
|
}
|
||
|
|
|
||
|
|
void bcma_core_chipcommon_init(struct bcma_drv_cc *cc)
|
||
|
|
{
|
||
|
|
if (cc->core->id.rev >= 11)
|
||
|
|
cc->status = bcma_cc_read32(cc, BCMA_CC_CHIPSTAT);
|
||
|
|
cc->capabilities = bcma_cc_read32(cc, BCMA_CC_CAP);
|
||
|
|
if (cc->core->id.rev >= 35)
|
||
|
|
cc->capabilities_ext = bcma_cc_read32(cc, BCMA_CC_CAP_EXT);
|
||
|
|
|
||
|
|
bcma_cc_write32(cc, 0x58, 0);
|
||
|
|
bcma_cc_write32(cc, 0x5C, 0);
|
||
|
|
|
||
|
|
if (cc->capabilities & BCMA_CC_CAP_PMU)
|
||
|
|
bcma_pmu_init(cc);
|
||
|
|
if (cc->capabilities & BCMA_CC_CAP_PCTL)
|
||
|
|
pr_err("Power control not implemented!\n");
|
||
|
|
}
|
||
|
|
|
||
|
|
/* Set chip watchdog reset timer to fire in 'ticks' backplane cycles */
|
||
|
|
void bcma_chipco_watchdog_timer_set(struct bcma_drv_cc *cc, u32 ticks)
|
||
|
|
{
|
||
|
|
/* instant NMI */
|
||
|
|
bcma_cc_write32(cc, BCMA_CC_WATCHDOG, ticks);
|
||
|
|
}
|
||
|
|
|
||
|
|
void bcma_chipco_irq_mask(struct bcma_drv_cc *cc, u32 mask, u32 value)
|
||
|
|
{
|
||
|
|
bcma_cc_write32_masked(cc, BCMA_CC_IRQMASK, mask, value);
|
||
|
|
}
|
||
|
|
|
||
|
|
u32 bcma_chipco_irq_status(struct bcma_drv_cc *cc, u32 mask)
|
||
|
|
{
|
||
|
|
return bcma_cc_read32(cc, BCMA_CC_IRQSTAT) & mask;
|
||
|
|
}
|
||
|
|
|
||
|
|
u32 bcma_chipco_gpio_in(struct bcma_drv_cc *cc, u32 mask)
|
||
|
|
{
|
||
|
|
return bcma_cc_read32(cc, BCMA_CC_GPIOIN) & mask;
|
||
|
|
}
|
||
|
|
|
||
|
|
u32 bcma_chipco_gpio_out(struct bcma_drv_cc *cc, u32 mask, u32 value)
|
||
|
|
{
|
||
|
|
return bcma_cc_write32_masked(cc, BCMA_CC_GPIOOUT, mask, value);
|
||
|
|
}
|
||
|
|
|
||
|
|
u32 bcma_chipco_gpio_outen(struct bcma_drv_cc *cc, u32 mask, u32 value)
|
||
|
|
{
|
||
|
|
return bcma_cc_write32_masked(cc, BCMA_CC_GPIOOUTEN, mask, value);
|
||
|
|
}
|
||
|
|
|
||
|
|
u32 bcma_chipco_gpio_control(struct bcma_drv_cc *cc, u32 mask, u32 value)
|
||
|
|
{
|
||
|
|
return bcma_cc_write32_masked(cc, BCMA_CC_GPIOCTL, mask, value);
|
||
|
|
}
|
||
|
|
EXPORT_SYMBOL_GPL(bcma_chipco_gpio_control);
|
||
|
|
|
||
|
|
u32 bcma_chipco_gpio_intmask(struct bcma_drv_cc *cc, u32 mask, u32 value)
|
||
|
|
{
|
||
|
|
return bcma_cc_write32_masked(cc, BCMA_CC_GPIOIRQ, mask, value);
|
||
|
|
}
|
||
|
|
|
||
|
|
u32 bcma_chipco_gpio_polarity(struct bcma_drv_cc *cc, u32 mask, u32 value)
|
||
|
|
{
|
||
|
|
return bcma_cc_write32_masked(cc, BCMA_CC_GPIOPOL, mask, value);
|
||
|
|
}
|