2005-10-06 02:06:20 +00:00
|
|
|
/*
|
|
|
|
* Common prep/pmac/chrp boot and setup code.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/module.h>
|
|
|
|
#include <linux/string.h>
|
|
|
|
#include <linux/sched.h>
|
|
|
|
#include <linux/init.h>
|
|
|
|
#include <linux/kernel.h>
|
|
|
|
#include <linux/reboot.h>
|
|
|
|
#include <linux/delay.h>
|
|
|
|
#include <linux/initrd.h>
|
|
|
|
#include <linux/tty.h>
|
|
|
|
#include <linux/bootmem.h>
|
|
|
|
#include <linux/seq_file.h>
|
|
|
|
#include <linux/root_dev.h>
|
|
|
|
#include <linux/cpu.h>
|
|
|
|
#include <linux/console.h>
|
2010-07-12 04:36:09 +00:00
|
|
|
#include <linux/memblock.h>
|
2005-10-06 02:06:20 +00:00
|
|
|
|
|
|
|
#include <asm/io.h>
|
|
|
|
#include <asm/prom.h>
|
|
|
|
#include <asm/processor.h>
|
|
|
|
#include <asm/pgtable.h>
|
|
|
|
#include <asm/setup.h>
|
|
|
|
#include <asm/smp.h>
|
|
|
|
#include <asm/elf.h>
|
|
|
|
#include <asm/cputable.h>
|
|
|
|
#include <asm/bootx.h>
|
|
|
|
#include <asm/btext.h>
|
|
|
|
#include <asm/machdep.h>
|
|
|
|
#include <asm/uaccess.h>
|
|
|
|
#include <asm/system.h>
|
|
|
|
#include <asm/pmac_feature.h>
|
|
|
|
#include <asm/sections.h>
|
|
|
|
#include <asm/nvram.h>
|
|
|
|
#include <asm/xmon.h>
|
2005-10-26 04:57:33 +00:00
|
|
|
#include <asm/time.h>
|
2005-11-23 06:56:06 +00:00
|
|
|
#include <asm/serial.h>
|
2005-11-23 06:57:25 +00:00
|
|
|
#include <asm/udbg.h>
|
2008-12-18 19:13:48 +00:00
|
|
|
#include <asm/mmu_context.h>
|
2005-10-06 02:06:20 +00:00
|
|
|
|
2005-11-09 00:01:06 +00:00
|
|
|
#include "setup.h"
|
|
|
|
|
2005-10-26 07:11:18 +00:00
|
|
|
#define DBG(fmt...)
|
|
|
|
|
2005-10-06 02:06:20 +00:00
|
|
|
extern void bootx_init(unsigned long r4, unsigned long phys);
|
|
|
|
|
2010-08-31 23:24:45 +00:00
|
|
|
int boot_cpuid = -1;
|
2005-10-27 12:42:04 +00:00
|
|
|
EXPORT_SYMBOL_GPL(boot_cpuid);
|
|
|
|
int boot_cpuid_phys;
|
2011-07-16 03:22:13 +00:00
|
|
|
EXPORT_SYMBOL_GPL(boot_cpuid_phys);
|
2005-10-27 12:42:04 +00:00
|
|
|
|
2008-12-10 14:28:41 +00:00
|
|
|
int smp_hw_index[NR_CPUS];
|
|
|
|
|
2005-10-06 02:06:20 +00:00
|
|
|
unsigned long ISA_DMA_THRESHOLD;
|
|
|
|
unsigned int DMA_MODE_READ;
|
|
|
|
unsigned int DMA_MODE_WRITE;
|
|
|
|
|
|
|
|
#ifdef CONFIG_VGA_CONSOLE
|
|
|
|
unsigned long vgacon_remap_base;
|
2007-02-08 00:04:44 +00:00
|
|
|
EXPORT_SYMBOL(vgacon_remap_base);
|
2005-10-06 02:06:20 +00:00
|
|
|
#endif
|
|
|
|
|
|
|
|
/*
|
|
|
|
* These are used in binfmt_elf.c to put aux entries on the stack
|
|
|
|
* for each elf executable being started.
|
|
|
|
*/
|
|
|
|
int dcache_bsize;
|
|
|
|
int icache_bsize;
|
|
|
|
int ucache_bsize;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* We're called here very early in the boot. We determine the machine
|
|
|
|
* type and call the appropriate low-level setup functions.
|
|
|
|
* -- Cort <cort@fsmlabs.com>
|
|
|
|
*
|
|
|
|
* Note that the kernel may be running at an address which is different
|
|
|
|
* from the address that it was linked at, so we must use RELOC/PTRRELOC
|
|
|
|
* to access static data (including strings). -- paulus
|
|
|
|
*/
|
2008-05-15 03:49:44 +00:00
|
|
|
notrace unsigned long __init early_init(unsigned long dt_ptr)
|
2005-10-06 02:06:20 +00:00
|
|
|
{
|
|
|
|
unsigned long offset = reloc_offset();
|
2006-10-24 06:42:40 +00:00
|
|
|
struct cpu_spec *spec;
|
2005-10-06 02:06:20 +00:00
|
|
|
|
2005-10-17 10:13:47 +00:00
|
|
|
/* First zero the BSS -- use memset_io, some platforms don't have
|
|
|
|
* caches on yet */
|
2006-10-25 23:36:49 +00:00
|
|
|
memset_io((void __iomem *)PTRRELOC(&__bss_start), 0,
|
|
|
|
__bss_stop - __bss_start);
|
2005-10-17 10:13:47 +00:00
|
|
|
|
2005-10-06 02:06:20 +00:00
|
|
|
/*
|
|
|
|
* Identify the CPU type and fix up code sections
|
|
|
|
* that depend on which cpu we have.
|
|
|
|
*/
|
2006-11-10 09:38:53 +00:00
|
|
|
spec = identify_cpu(offset, mfspr(SPRN_PVR));
|
2006-10-24 06:42:40 +00:00
|
|
|
|
2006-10-20 01:47:18 +00:00
|
|
|
do_feature_fixups(spec->cpu_features,
|
2006-10-24 06:42:40 +00:00
|
|
|
PTRRELOC(&__start___ftr_fixup),
|
|
|
|
PTRRELOC(&__stop___ftr_fixup));
|
2005-10-06 02:06:20 +00:00
|
|
|
|
2008-12-18 19:13:32 +00:00
|
|
|
do_feature_fixups(spec->mmu_features,
|
|
|
|
PTRRELOC(&__start___mmu_ftr_fixup),
|
|
|
|
PTRRELOC(&__stop___mmu_ftr_fixup));
|
|
|
|
|
2008-07-01 15:16:40 +00:00
|
|
|
do_lwsync_fixups(spec->cpu_features,
|
|
|
|
PTRRELOC(&__start___lwsync_fixup),
|
|
|
|
PTRRELOC(&__stop___lwsync_fixup));
|
|
|
|
|
2011-11-14 12:54:47 +00:00
|
|
|
do_final_fixups();
|
|
|
|
|
2005-10-06 02:06:20 +00:00
|
|
|
return KERNELBASE + offset;
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Find out what kind of machine we're on and save any data we need
|
|
|
|
* from the early boot process (devtree is copied on pmac by prom_init()).
|
|
|
|
* This is called very early on the boot process, after a minimal
|
|
|
|
* MMU environment has been set up but before MMU_init is called.
|
|
|
|
*/
|
2011-07-25 11:29:33 +00:00
|
|
|
notrace void __init machine_init(u64 dt_ptr)
|
2005-10-06 02:06:20 +00:00
|
|
|
{
|
2009-06-17 17:43:59 +00:00
|
|
|
lockdep_init();
|
|
|
|
|
2007-02-13 04:54:22 +00:00
|
|
|
/* Enable early debugging if any specified (see udbg.h) */
|
|
|
|
udbg_early_init();
|
2005-11-23 06:57:25 +00:00
|
|
|
|
|
|
|
/* Do some early initialization based on the flat device tree */
|
2005-10-06 02:06:20 +00:00
|
|
|
early_init_devtree(__va(dt_ptr));
|
|
|
|
|
2011-07-04 18:38:03 +00:00
|
|
|
early_init_mmu();
|
|
|
|
|
2006-03-28 12:15:54 +00:00
|
|
|
probe_machine();
|
2005-10-22 06:02:39 +00:00
|
|
|
|
2008-12-17 10:09:26 +00:00
|
|
|
setup_kdump_trampoline();
|
|
|
|
|
2005-10-06 02:06:20 +00:00
|
|
|
#ifdef CONFIG_6xx
|
2006-03-27 04:03:03 +00:00
|
|
|
if (cpu_has_feature(CPU_FTR_CAN_DOZE) ||
|
|
|
|
cpu_has_feature(CPU_FTR_CAN_NAP))
|
|
|
|
ppc_md.power_save = ppc6xx_idle;
|
2005-10-06 02:06:20 +00:00
|
|
|
#endif
|
|
|
|
|
2008-06-18 21:26:52 +00:00
|
|
|
#ifdef CONFIG_E500
|
|
|
|
if (cpu_has_feature(CPU_FTR_CAN_DOZE) ||
|
|
|
|
cpu_has_feature(CPU_FTR_CAN_NAP))
|
|
|
|
ppc_md.power_save = e500_idle;
|
|
|
|
#endif
|
2005-10-06 02:06:20 +00:00
|
|
|
if (ppc_md.progress)
|
|
|
|
ppc_md.progress("id mach(): done", 0x200);
|
|
|
|
}
|
|
|
|
|
|
|
|
#ifdef CONFIG_BOOKE_WDT
|
|
|
|
/* Checks wdt=x and wdt_period=xx command-line option */
|
2008-05-15 03:49:44 +00:00
|
|
|
notrace int __init early_parse_wdt(char *p)
|
2005-10-06 02:06:20 +00:00
|
|
|
{
|
|
|
|
if (p && strncmp(p, "0", 1) != 0)
|
|
|
|
booke_wdt_enabled = 1;
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
early_param("wdt", early_parse_wdt);
|
|
|
|
|
|
|
|
int __init early_parse_wdt_period (char *p)
|
|
|
|
{
|
|
|
|
if (p)
|
|
|
|
booke_wdt_period = simple_strtoul(p, NULL, 0);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
early_param("wdt_period", early_parse_wdt_period);
|
|
|
|
#endif /* CONFIG_BOOKE_WDT */
|
|
|
|
|
|
|
|
/* Checks "l2cr=xxxx" command-line option */
|
|
|
|
int __init ppc_setup_l2cr(char *str)
|
|
|
|
{
|
|
|
|
if (cpu_has_feature(CPU_FTR_L2CR)) {
|
|
|
|
unsigned long val = simple_strtoul(str, NULL, 0);
|
|
|
|
printk(KERN_INFO "l2cr set to %lx\n", val);
|
|
|
|
_set_L2CR(0); /* force invalidate by disable cache */
|
|
|
|
_set_L2CR(val); /* and enable it */
|
|
|
|
}
|
|
|
|
return 1;
|
|
|
|
}
|
|
|
|
__setup("l2cr=", ppc_setup_l2cr);
|
|
|
|
|
2008-03-28 20:20:23 +00:00
|
|
|
/* Checks "l3cr=xxxx" command-line option */
|
|
|
|
int __init ppc_setup_l3cr(char *str)
|
|
|
|
{
|
|
|
|
if (cpu_has_feature(CPU_FTR_L3CR)) {
|
|
|
|
unsigned long val = simple_strtoul(str, NULL, 0);
|
|
|
|
printk(KERN_INFO "l3cr set to %lx\n", val);
|
|
|
|
_set_L3CR(val); /* and enable it */
|
|
|
|
}
|
|
|
|
return 1;
|
|
|
|
}
|
|
|
|
__setup("l3cr=", ppc_setup_l3cr);
|
|
|
|
|
2005-10-06 02:06:20 +00:00
|
|
|
#ifdef CONFIG_GENERIC_NVRAM
|
|
|
|
|
|
|
|
/* Generic nvram hooks used by drivers/char/gen_nvram.c */
|
|
|
|
unsigned char nvram_read_byte(int addr)
|
|
|
|
{
|
|
|
|
if (ppc_md.nvram_read_val)
|
|
|
|
return ppc_md.nvram_read_val(addr);
|
|
|
|
return 0xff;
|
|
|
|
}
|
|
|
|
EXPORT_SYMBOL(nvram_read_byte);
|
|
|
|
|
|
|
|
void nvram_write_byte(unsigned char val, int addr)
|
|
|
|
{
|
|
|
|
if (ppc_md.nvram_write_val)
|
|
|
|
ppc_md.nvram_write_val(addr, val);
|
|
|
|
}
|
|
|
|
EXPORT_SYMBOL(nvram_write_byte);
|
|
|
|
|
2009-08-13 08:03:02 +00:00
|
|
|
ssize_t nvram_get_size(void)
|
|
|
|
{
|
|
|
|
if (ppc_md.nvram_size)
|
|
|
|
return ppc_md.nvram_size();
|
|
|
|
return -1;
|
|
|
|
}
|
|
|
|
EXPORT_SYMBOL(nvram_get_size);
|
|
|
|
|
2005-10-06 02:06:20 +00:00
|
|
|
void nvram_sync(void)
|
|
|
|
{
|
|
|
|
if (ppc_md.nvram_sync)
|
|
|
|
ppc_md.nvram_sync();
|
|
|
|
}
|
|
|
|
EXPORT_SYMBOL(nvram_sync);
|
|
|
|
|
|
|
|
#endif /* CONFIG_NVRAM */
|
|
|
|
|
|
|
|
int __init ppc_init(void)
|
|
|
|
{
|
|
|
|
/* clear the progress line */
|
2007-03-27 05:40:28 +00:00
|
|
|
if (ppc_md.progress)
|
|
|
|
ppc_md.progress(" ", 0xffff);
|
2005-10-06 02:06:20 +00:00
|
|
|
|
|
|
|
/* call platform init */
|
|
|
|
if (ppc_md.init != NULL) {
|
|
|
|
ppc_md.init();
|
|
|
|
}
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
arch_initcall(ppc_init);
|
|
|
|
|
2008-04-28 06:21:22 +00:00
|
|
|
static void __init irqstack_early_init(void)
|
|
|
|
{
|
|
|
|
unsigned int i;
|
|
|
|
|
|
|
|
/* interrupt stacks must be in lowmem, we get that for free on ppc32
|
2010-07-06 22:39:01 +00:00
|
|
|
* as the memblock is limited to lowmem by default */
|
2008-04-28 06:21:22 +00:00
|
|
|
for_each_possible_cpu(i) {
|
|
|
|
softirq_ctx[i] = (struct thread_info *)
|
2010-07-12 04:36:09 +00:00
|
|
|
__va(memblock_alloc(THREAD_SIZE, THREAD_SIZE));
|
2008-04-28 06:21:22 +00:00
|
|
|
hardirq_ctx[i] = (struct thread_info *)
|
2010-07-12 04:36:09 +00:00
|
|
|
__va(memblock_alloc(THREAD_SIZE, THREAD_SIZE));
|
2008-04-28 06:21:22 +00:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2008-04-30 08:49:55 +00:00
|
|
|
#if defined(CONFIG_BOOKE) || defined(CONFIG_40x)
|
|
|
|
static void __init exc_lvl_early_init(void)
|
|
|
|
{
|
2010-08-18 06:44:25 +00:00
|
|
|
unsigned int i, hw_cpu;
|
2008-04-30 08:49:55 +00:00
|
|
|
|
|
|
|
/* interrupt stacks must be in lowmem, we get that for free on ppc32
|
2010-07-12 04:36:09 +00:00
|
|
|
* as the memblock is limited to lowmem by MEMBLOCK_REAL_LIMIT */
|
2008-04-30 08:49:55 +00:00
|
|
|
for_each_possible_cpu(i) {
|
2010-08-18 06:44:25 +00:00
|
|
|
hw_cpu = get_hard_smp_processor_id(i);
|
|
|
|
critirq_ctx[hw_cpu] = (struct thread_info *)
|
2010-07-12 04:36:09 +00:00
|
|
|
__va(memblock_alloc(THREAD_SIZE, THREAD_SIZE));
|
2008-04-30 08:49:55 +00:00
|
|
|
#ifdef CONFIG_BOOKE
|
2010-08-18 06:44:25 +00:00
|
|
|
dbgirq_ctx[hw_cpu] = (struct thread_info *)
|
2010-07-12 04:36:09 +00:00
|
|
|
__va(memblock_alloc(THREAD_SIZE, THREAD_SIZE));
|
2010-08-18 06:44:25 +00:00
|
|
|
mcheckirq_ctx[hw_cpu] = (struct thread_info *)
|
2010-07-12 04:36:09 +00:00
|
|
|
__va(memblock_alloc(THREAD_SIZE, THREAD_SIZE));
|
2008-04-30 08:49:55 +00:00
|
|
|
#endif
|
|
|
|
}
|
|
|
|
}
|
|
|
|
#else
|
|
|
|
#define exc_lvl_early_init()
|
|
|
|
#endif
|
|
|
|
|
2005-10-06 02:06:20 +00:00
|
|
|
/* Warning, IO base is not yet inited */
|
|
|
|
void __init setup_arch(char **cmdline_p)
|
|
|
|
{
|
2006-05-17 08:00:45 +00:00
|
|
|
*cmdline_p = cmd_line;
|
|
|
|
|
2005-10-06 02:06:20 +00:00
|
|
|
/* so udelay does something sensible, assume <= 1000 bogomips */
|
|
|
|
loops_per_jiffy = 500000000 / HZ;
|
|
|
|
|
|
|
|
unflatten_device_tree();
|
2005-11-02 22:34:20 +00:00
|
|
|
check_for_initrd();
|
2005-11-23 06:56:06 +00:00
|
|
|
|
|
|
|
if (ppc_md.init_early)
|
|
|
|
ppc_md.init_early();
|
|
|
|
|
|
|
|
find_legacy_serial_ports();
|
2005-10-06 02:06:20 +00:00
|
|
|
|
2005-11-04 23:33:55 +00:00
|
|
|
smp_setup_cpu_maps();
|
|
|
|
|
2005-11-23 06:57:25 +00:00
|
|
|
/* Register early console */
|
|
|
|
register_early_udbg_console();
|
2005-10-06 02:06:20 +00:00
|
|
|
|
2006-10-03 04:12:08 +00:00
|
|
|
xmon_setup();
|
|
|
|
|
2005-10-06 02:06:20 +00:00
|
|
|
/*
|
|
|
|
* Set cache line size based on type of cpu as a default.
|
|
|
|
* Systems with OF can look in the properties on the cpu node(s)
|
|
|
|
* for a possibly more accurate value.
|
|
|
|
*/
|
[POWERPC] Merge CPU features pertaining to icache coherency
Currently the powerpc kernel has a 64-bit only feature,
COHERENT_ICACHE used for those CPUS which maintain icache/dcache
coherency in hardware (POWER5, essentially). It also has a feature,
SPLIT_ID_CACHE, which is used on CPUs which have separate i and
d-caches, which is to say everything except 601 and Freescale E200.
In nearly all the places we check the SPLIT_ID_CACHE, what we actually
care about is whether the i and d-caches are coherent (which they will
be, trivially, if they're the same cache).
This tries to clarify the situation a little. The COHERENT_ICACHE
feature becomes availble on 32-bit and is set for all CPUs where i and
d-cache are effectively coherent, whether this is due to special logic
(POWER5) or because they're unified. We check this, instead of
SPLIT_ID_CACHE nearly everywhere.
The SPLIT_ID_CACHE feature itself is replaced by a UNIFIED_ID_CACHE
feature with reversed sense, set only on 601 and Freescale E200. In
the two places (one Freescale BookE specific) where we really care
whether it's a unified cache, not whether they're coherent, we check
this feature. The CPUs with unified cache are so few, we could
consider replacing this feature bit with explicit checks against the
PVR.
This will make unifying the 32-bit and 64-bit cache flush code a
little more straightforward.
Signed-off-by: David Gibson <dwg@au1.ibm.com>
Signed-off-by: Paul Mackerras <paulus@samba.org>
2007-06-13 04:52:57 +00:00
|
|
|
dcache_bsize = cur_cpu_spec->dcache_bsize;
|
|
|
|
icache_bsize = cur_cpu_spec->icache_bsize;
|
|
|
|
ucache_bsize = 0;
|
|
|
|
if (cpu_has_feature(CPU_FTR_UNIFIED_ID_CACHE))
|
|
|
|
ucache_bsize = icache_bsize = dcache_bsize;
|
2005-10-06 02:06:20 +00:00
|
|
|
|
|
|
|
/* reboot on panic */
|
|
|
|
panic_timeout = 180;
|
|
|
|
|
2006-05-05 05:02:08 +00:00
|
|
|
if (ppc_md.panic)
|
|
|
|
setup_panic();
|
|
|
|
|
2008-04-15 19:52:26 +00:00
|
|
|
init_mm.start_code = (unsigned long)_stext;
|
2005-10-06 02:06:20 +00:00
|
|
|
init_mm.end_code = (unsigned long) _etext;
|
|
|
|
init_mm.end_data = (unsigned long) _edata;
|
2005-11-10 04:53:40 +00:00
|
|
|
init_mm.brk = klimit;
|
2005-10-06 02:06:20 +00:00
|
|
|
|
2008-04-30 08:49:55 +00:00
|
|
|
exc_lvl_early_init();
|
|
|
|
|
2008-04-28 06:21:22 +00:00
|
|
|
irqstack_early_init();
|
|
|
|
|
2005-10-06 02:06:20 +00:00
|
|
|
/* set up the bootmem stuff with available memory */
|
|
|
|
do_init_bootmem();
|
|
|
|
if ( ppc_md.progress ) ppc_md.progress("setup_arch: bootmem", 0x3eab);
|
|
|
|
|
|
|
|
#ifdef CONFIG_DUMMY_CONSOLE
|
|
|
|
conswitchp = &dummy_con;
|
|
|
|
#endif
|
|
|
|
|
2007-10-10 18:48:18 +00:00
|
|
|
if (ppc_md.setup_arch)
|
|
|
|
ppc_md.setup_arch();
|
2005-10-06 02:06:20 +00:00
|
|
|
if ( ppc_md.progress ) ppc_md.progress("arch: exit", 0x3eab);
|
|
|
|
|
|
|
|
paging_init();
|
2008-12-18 19:13:48 +00:00
|
|
|
|
|
|
|
/* Initialize the MMU context management stuff */
|
|
|
|
mmu_context_init();
|
|
|
|
|
2005-10-06 02:06:20 +00:00
|
|
|
}
|